

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 43x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP Exposed Pad
Supplier Device Package	48-TQFP-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f56k42-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ρ
С
$\overset{\sim}{\sim}$
8
F
2
6/:
27
14
<u>г</u>
/4
6/
4
11
55
5
6
5
7
Ň
1 Z

Interrupt-on-Change

IOCC3 IOCC4

IOCC5

IOCC6

IOCC7

\_

\_

\_

\_

\_

\_

\_

—

\_

\_

\_

IOCE3

\_

\_

\_

\_

\_

\_

Basic

\_

\_

\_

\_

\_

\_

\_

\_

\_

—

\_

\_

\_ MCLR

Vpp

\_

\_

O/I	40-Pin PDIP	44-Pin TQFP	40-Pin UQFN	44-Pin QFN	ADC	Voltage Reference	DAC	Comparators	Zero Cross Detect	l²C	SPI	UART	WSD	Timers/SMT	CCP and PWM	OWG	CLC	NCO	Clock Reference (CLKR)
RC3	18	37	33	37	ANC3	—	—	—	—	SCL1 <sup>(3,4)</sup>	SCK1 <sup>(1)</sup>	—	I	T2IN <sup>(1)</sup>		-		-	—
RC4	23	42	38	42	ANC4	—	—	—	—	SDA1 <sup>(3,4)</sup>	SDI1 <sup>(1)</sup>	—	-	—	-	_		-	—
RC5	24	43	39	43	ANC5	_	_	—	-	_	—	—		T4IN <sup>(1)</sup>					-
RC6	25	44	40	44	ANC6	_	_	_	-	-	_	CTS1 <sup>(1)</sup>		_					_
RC7	26	1	1	1	ANC7	—	—	—	—	_	—	RX1 <sup>(1)</sup>	-	_		_		-	—
RD0	19	38	34	38	AND0	_	_	—	-	(4)	_	—		_					-
RD1	20	39	35	39	AND1	_	_	_	—	(4)	_	—	-	_	-		-	Ι	—
RD2	21	40	36	40	AND2	—	_	_	—	_	—	—	_	_	-	_	-	-	—
RD3	22	41	37	41	AND3	_	_	_	—	_	_	_	_	-	_	_	_	_	_
RD4	27	2	2	2	AND4	—	—	—	—	—	—	—	_	-	_		_	_	_
RD5	28	3	3	3	AND5	_	_	_	—	_	_	_	_	-	_	_	_	_	_
RD6	29	4	4	4	AND6	—	—	—	—	—	—	—	_	-	_		_	_	_
RD7	30	5	5	5	AND7	—	_	—	—	_	—	—	_	-	_	_	_	_	_
RE0	8	25	23	25	ANE0	_	_	_	—	-	—	—	_	-	_	_	-	_	_
RE1	9	26	24	26	ANE1	_	_	_	—	_	_	_	_	-	_	_	_	_	_
RE2	10	27	25	27	ANE2	—	—	—	—	—	—	—	_	-	_		_	_	_
RE3	1	18	16	18	—	—	-	—	-	—	—	—	—	—	—	—	—	—	_
VDD	11, 32	7, 28	7, 26	7, 28	_	-	_	—	-	-	-	-	_	_	_	_	-	_	-

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note

\_

2: All output signals shown in this row are PPS remappable.

\_

\_

40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

\_

4: These pins can be configured for I<sup>2</sup>C and SMB<sup>TM</sup> 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

TABLE 2:

12, 31 6, 29 6, 27 6, 30

Vss

# 6.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode exit
- Memory Execution Violation Reset (MEMV)

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.





# 6.4 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) provides an additional BOR circuit for low power operation. Refer to Figure 6-2 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset.

### 6.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOREN bit of Configuration Word 2L. When the device is erased, the LPBOR module defaults to disabled.

#### 6.4.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is OR'd together with the Reset signal of the BOR module to provide the generic BOR signal, which goes to the PCON0 register and to the power control block.

# 6.5 MCLR

The MCLR is an optional external input that can reset the device. The MCLR function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2). The RMCLR bit in the PCON0 register will be set to '0' if a MCLR Reset has occurred.

TABLE 6-2:MCLR CONFIGURATION

MCLRE	LVP	MCLR
Х	1	Enabled
1	0	Enabled
0	0	Disabled

## 6.5.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

Note:	An	internal	Reset	event	(RESET
	instr	uction, BO	DR, WW	DT, POF	R stack),
	does	s not drive	the MCL	R pin low	

## 6.5.2 MCLR DISABLED

When MCLR is disabled, the MCLR pin becomes inputonly and pin functions such as internal weak pull-ups are under software control. See Section 16.1 "I/O Priorities" for more information.

## 6.6 Windowed Watchdog Timer (WWDT) Reset

The Windowed Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period or window set. The TO and PD bits in the STATUS register and the RWDT bit in the PCON0 register are changed to indicate a WWDT Reset. The WDTWV bit in the PCON0 register indicates if the WDT Reset has occurred due to a time out or a window violation. See Section 11.0 "Windowed Watchdog Timer (WWDT)" for more information.

## 6.7 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON0 register will be set to '0'. See Table 6-3 for default conditions after a RESET instruction has occurred.

## 6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON0 register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 4.2.5 "Return Address Stack" for more information.

## 6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR occurred.

## 6.10 Power-up Timer (PWRT)

The Power-up Timer provides a selected time-out duration on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is selected by setting the PWRTS<1:0> Configuration bits, appropriately.

The Power-up Timer starts after the release of the POR and BOR/LPBOR if enabled, as shown in Figure 6-1.

## 6.13 Power Control (PCON0/PCON1) Register

The Power Control (PCON0/PCON1) register contains flag bits to differentiate between a:

- Brown-out Reset (BOR)
- Power-on Reset (POR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Watchdog Window Violation (WDTWV)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)
- Memory Violation Reset (MEMV)

The PCON0/1 register bits are shown in Register 6-2 and Register 6-3. Hardware will change the corresponding register bit during the Reset process; if the Reset was not caused by the condition, the bit remains unchanged (Table 6-3).

Software should reset the bit to the inactive state after restart (hardware will not reset the bit). Software may also set any PCON0 bit to the active state, so that user code may be tested, but no Reset action will be generated.

# PIC18(L)F26/27/45/46/47/55/56/57K42

R-q/q	R-q/q	R-q/q	R-q/q	R-q/q	R-q/q	U-0	R-q/q
EXTOR	HFOR	MFOR	LFOR	SOR	ADOR		PLLR
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Reset val	ue is determine	ed by hardware	;
bit 7	EXTOR: EXT	OSC (external	) Oscillator Rea	ady bit			
	1 = The oscillation	cillator is ready	to be used	t vot roodv to b			
hit C			ableu, or is no	l yel ready to b	e useu		
DILO	1 = The ose	cillator is readv	to be used				
	0 = The osc	illator is not en	abled, or is not	t yet ready to b	e used		
bit 5	MFOR: MFIN	ITOSC Oscillat	or Ready				
	1 = The osc	illator is ready	to be used				
	0 =  The osc	allator is not en	abled, or is not	t yet ready to b	e used		
bit 4	LFOR: LFINI	OSC Oscillato	r Ready bit				
	0 = The osc	illator is not en	abled, or is not	vet ready to b	e used		
bit 3	SOR: Second	dary (Timer1) C	Dscillator Read	y bit			
	1 = The os	cillator is ready	to be used				
	0 = The osc	cillator is not er	nabled, or is no	t yet ready to b	be used		
bit 2	ADOR: ADC	Oscillator Rea	dy bit				
	1 = The osc 0 = The osc	cillator is ready	abled or is no	t vet ready to h	ne used		
hit 1		ited: Read as '	0'	t yet ready to t			
bit 0		Ready bit	0				
	1 = The PL	L is ready to be	e used				
	0 = The PLL	is not enable	d, the required	input source is	s not ready, or t	he PLL is not lo	ocked.

#### REGISTER 7-4: OSCSTAT: OSCILLATOR STATUS REGISTER 1

		<u> </u>									
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
TMR0IE	U1IE	U1EIE	U1TXIE	U1RXIE	I2C1EIE	I2C1IE	I2C1TXIE				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	TMROIE: TMI	R0 Interrupt Er	able bit								
	1 = Enabled	I									
bit 6		l Interrunt Enal	ole hit								
	1 = Enabled										
	0 = Disabled	l									
bit 5	U1EIE: UAR	T1 Framing Err	or Interrupt Er	nable bit							
	1 = Enabled										
L:1 4				- 1-14							
DIT 4		R11 Transmit Ir	iterrupt Enable	e bit							
	0 = Disabled	l									
bit 3	U1RXIE: UA	RT1 Receive Ir	iterrupt Enable	e bit							
	1 = Enabled										
	0 = Disabled										
bit 2	<b>12C1EIE:</b> 1 <sup>2</sup> C	1 Error Interrup	ot Enable bit								
	1 = Enabled	1 = Enabled									
hit 1		Interrunt Enab	le hit								
bit i	1 = Enabled										
	0 = Disabled	l									
bit 0	<b>12C1TXIE:</b> 1 <sup>2</sup> 0	C1 Transmit Int	errupt Enable	bit							
	1 = Enabled										
	0 = Disabled										

## REGISTER 9-17: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

				-				
Γ	U-0	U-0	U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
Γ	—	—	—			AD<20:16>		
	bit 7							bit 0
_								

#### REGISTER 9-39: IVTADU: INTERRUPT VECTOR TABLE ADDRESS UPPER REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 AD<20:16>: Interrupt Vector Table Address bits

#### REGISTER 9-40: IVTADH: INTERRUPT VECTOR TABLE ADDRESS HIGH REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	
			AD<1	5:8>				
bit 7 bit								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 AD<15:8>: Interrupt Vector Table Address bits

#### REGISTER 9-41: IVTADL: INTERRUPT VECTOR TABLE ADDRESS LOW REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-1/1	R-0/0	R-0/0	R-0/0
			AD<	:7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplei	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value	at POR and BO	R/Value at all o	other Resets

bit 7-0 AD<7:0>: Interrupt Vector Table Address bits

'0' = Bit is cleared

'1' = Bit is set

# EXAMPLE 10-1: DOZE SOFTWARE EXAMPLE

```
//Mainline operation
bool somethingToDo = FALSE:
void main()
{
   initializeSystem();
         // DOZE = 64:1 (for example)
// ROI = 1;
   GIE = 1; // enable interrupts
   while (1)
   {
       // If ADC completed, process data
       if (somethingToDo)
       {
           doSomething();
           DOZEN = 1; // resume low-power
       }
   }
// Data interrupt handler
void interrupt()
   // DOZEN = 0 because ROI = 1
   if (ADIF)
   {
       somethingToDo = TRUE;
       DOE = 0; // make main() go fast
       ADIF = 0;
   }
   // else check other interrupts...
   if (TMROIF)
   {
       timerTick++;
       DOE = 1; // make main() go slow
       TMROIF = 0;
   }
```

## 10.4 Register Definitions: Voltage Regulator Control

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
—	—	—	—	—		VREGPM	Reserved
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-2	Unimplement	ted: Read as '	)'				
bit 1	VREGPM: Vo	Itage Regulato	r Power Mode	Selection bit			
1 = Low-Power Sleep mode enabled in Sleep <sup>(2)</sup>							
Draws lowest current in Sleep, slower wake-up							
<ul> <li>Normal Power mode enabled in Sleep<sup>(-)</sup></li> <li>Draws higher current in Sleep, faster wake-up</li> </ul>							
bit 0	bit 0 <b>Reserved:</b> Read as '1'. Maintain this bit set.						

## REGISTER 10-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER<sup>(1)</sup>

**Note 1:** Not present in LF parts.

2: See Section 44.0 "Electrical Specifications".

## 14.0 CYCLIC REDUNDANCY CHECK (CRC) MODULE WITH MEMORY SCANNER

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardware-implemented CRC checksum generator. This module includes the following features:

- Any standard CRC up to 16 bits can be used
- Configurable Polynomial
- · Any seed value up to 16 bits can be used
- · Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- Memory scanner for fast CRC calculations on program/Data EEPROM memory user data
- Software loadable data registers for communication CRC's

## 14.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program/Data EEPROM memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using a scanner.

#### **REGISTER 14-6: CRCACCL: CRC ACCUMULATOR LOW BYTE REGISTER**

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ACC	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	nented bit, read	l as '0'		
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 ACC<7:0>: CRC Accumulator Register bits

#### REGISTER 14-7: CRCSHIFTH: CRC SHIFT HIGH BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
SHIFT<15:8>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SHIFT<15:8>: CRC Shifter Register bits

Reading from this register reads the CRC Shifter.

#### REGISTER 14-8: CRCSHIFTL: CRC SHIFT LOW BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
SHIFT<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SHIFT<7:0>: CRC Shifter Register bits Reading from this register reads the CRC Shifter.

#### EXAMPLE 16-2: INITIALIZING PORTE

CLRF	PORTE	;Initialize PORTE by ;clearing output
CLRF	LATE	;data latches ;Alternate method
		;to clear output ;data latches
CLRF	ANSELE	;Configure analog pins ;for digital only
MOVLW	05h	;Value used to ;initialize data ;direction
MOVWF	TRISE	;Set RE<0> as input ;RE<1> as output ;RE<2> as input

## 16.3.2 PORTE ON 28-PIN DEVICES

For PIC18(L)F26/27K42 devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In this case, PORTE is a single bit, inputonly port comprised of RE3 only. The pin operates as previously described. RE3 in PORTE register is a readonly bit and will read '1' when MCLRE = 1 (i.e., Master Clear enabled).

#### 16.3.3 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 bit enables the RE3 pin pull-up. When the RE3 port pin is configured as  $\overline{MCLR}$ , (CONFIG2L, MCLRE = 1 and CONFIG4H, LVP = 0), or configured for Low-Voltage Programming, (MCLRE = x and LVP = 1), the pull-up is always enabled and the WPUE3 bit has no effect.

#### 16.3.4 INTERRUPT-ON-CHANGE

The interrupt-on-change feature is available only on the RE3 pin of PORTE for all devices. If MCLRE = 1 or LVP = 1, RE3 port functionality is disabled and interrupt-on-change on RE3 is not available. For further details refer to Section 18.0 "Interrupt-on-Change".

# PIC18(L)F26/27/45/46/47/55/56/57K42

REGISTER 2	20-2: TOCC	N1: TIMER0 (	CONTROL F	REGISTER 1			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	CS<2:0>		ASYNC		CKPS	<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-5	CS<2:0>:Tir 111 = CLC1 110 = SOSC 101 = MFIN 100 = LFIN 011 = HFIN 010 = Fosc/ 001 = Pin se 000 = Pin se	ner0 Clock Sour COSC (500 kHz COSC TOSC 4 elected by T0CK elected by T0CK	rce Select bits ) (IPPS (Inverte (IPPS (Non-in	s ed) iverted)			
bit 4	<b>ASYNC:</b> TM 1 = The inp 0 = The inp	R0 Input Asyncl ut to the TMR0 ut to the TMR0	hronization E counter is not counter is syr	nable bit synchronized t nchronized to F	to system clock: osc/4	S	
bit 3-0	CKPS<3:0> 1111 = 1:32 1110 = 1:16 1101 = 1:81 1100 = 1:40 1011 = 1:20 1010 = 1:10 1001 = 1:51 1000 = 1:25 0111 = 1:12 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1	: Prescaler Rate 768 384 92 96 48 24 2 6 8	e Select bit				

## 26.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous CCP functions. The PIC18(L)F2X/4X/5XK42 family has three instances of the CWG module.

Each of the CWG modules has the following features:

- Six operating modes:
  - Synchronous Steering mode
  - Asynchronous Steering mode
  - Full-Bridge mode, Forward
  - Full-Bridge mode, Reverse
  - Half-Bridge mode
  - Push-Pull mode
- · Output polarity control
- Output steering
- Independent 6-bit rising and falling event deadband timers
  - Clocked dead band
  - Independent rising and falling dead-band enables
- Auto-shutdown control with:
  - Selectable shutdown sources
  - Auto-restart option
  - Auto-shutdown pin override control

## 26.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 26.6 "Dead-Band Control"**.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in Section 26.10 "Auto-Shutdown".

#### 26.2 Operating Modes

The CWG module can operate in six different modes, as specified by the MODE<2:0> bits of the CWGxCON0 register:

- · Half-Bridge mode
- Push-Pull mode
- Asynchronous Steering mode
- Synchronous Steering mode
- Full-Bridge mode, Forward
- Full-Bridge mode, Reverse

All modes accept a single pulse data input, and provide up to four outputs as described in the following sections.

All modes include auto-shutdown control as described in Section 26.10 "Auto-Shutdown".

Note:	Except as noted for Full-bridge mode
	(Section 26.2.3 "Full-Bridge Modes"),
	mode changes should only be performed
	while EN = 0 (Register 26-1).

#### 26.2.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 26-2. A non-overlap (dead-band) time is inserted between the two outputs as described in Section 26.6 "Dead-Band Control". The output steering feature cannot be used in this mode. A basic block diagram of this mode is shown in Figure 26-1.

The unused outputs CWGxC and CWGxD drive similar signals as CWGxA and CWGxB, with polarity independently controlled by the POLC and POLD bits of the CWGxCON1 register, respectively.

#### 26.2.4.2 Asynchronous Steering Mode

In Asynchronous mode (MODE<2:0> bits = 000, Register 26-1), steering takes effect at the end of the instruction cycle that writes to STR. In Asynchronous Steering mode, the output signal may be an incomplete waveform (Figure 26-10). This operation may be useful when the user firmware needs to immediately remove a signal from the output pin.

#### FIGURE 26-10: EXAMPLE OF ASYNCHRONOUS STEERING (MODE<2:0>= 000)



#### 26.2.4.3 Start-up Considerations

The application hardware must use the proper external pull-up and/or pull-down resistors on the CWG output pins. This is required because all I/O pins are forced to high-impedance at Reset.

The POLy bits (Register 26-2) allow the user to choose whether the output signals are active-high or active-low.

## 31.21 Register Definitions: UART Control

Long bit name prefixes for the UART peripherals are shown below. Refer to **Section 1.3 "Register and Bit naming conventions**" for more information.

Peripheral	Bit Name Prefix
UART 1	U1
UART 2	U2

#### REGISTER 31-1: UxCON0: UART CONTROL REGISTER 0

R/W-0/0	R/W/HS/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
BRGS	ABDEN	TXEN	RXEN		MODE	=<3:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Hardware clear

bit 7	<ul> <li>BRGS: Baud rate Generator Speed Select bit</li> <li>1 = Baud rate generator is high speed with 4 baud clocks per bit</li> <li>0 = Baud rate generator is normal speed with 16 baud clocks per bit</li> </ul>
bit 6	ABDEN: Auto-baud Detect Enable bit <sup>(3)</sup> 1 = Auto-baud is enabled. Receiver is waiting for Sync character (0x55) 0 = Auto-baud is not enabled or auto-baud is complete
bit 5	<ul> <li>TXEN: Transmit Enable Control bit<sup>(2)</sup></li> <li>1 = Transmit is enabled. TX output pin drive is forced on when transmission is active, and controlled by PORT TRIS control when transmission is idle.</li> <li>0 = Transmit is disabled. TX output pin drive is controlled by PORT TRIS control</li> </ul>
bit 4	RXEN: Receive Enable Control bit <sup>(2)</sup> 1 = Receiver is enabled 0 = Receiver is disabled
bit 3-0	MODE<3:0>: UART Mode Select bits <sup>(1)</sup> 1111 = Reserved 1100 = Reserved 1101 = Reserved 1100 = LIN Master/Slave mode <sup>(4)</sup> 1011 = LIN Slave-Only mode <sup>(4)</sup> 1010 = DMX mode <sup>(4)</sup> 1001 = DALI Control Gear mode <sup>(4)</sup> 1000 = DALI Control Device mode <sup>(4)</sup> 1011 = Reserved 0110 = Reserved 0110 = Reserved 0101 = Reserved 0101 = Reserved 0102 = Asynchronous 9-bit UART Address mode. 9th bit: 1 = address, 0 = data 0011 = Asynchronous 8-bit UART mode with 9th bit even parity 0010 = Asynchronous 8-bit UART mode with 9th bit odd parity 0010 = Asynchronous 8-bit UART mode
Note 1: 2: 3:	Changing the UART MODE while ON = 1 may cause unexpected results. Clearing TXEN or RXEN will not clear the corresponding buffers. Use TXBE or RXBE to clear the buffers. When MODE = $100x$ , then ABDEN bit is ignored.

4: UART1 only.

### 32.3.3 TRANSMIT AND RECEIVE FIFOS

The transmission and reception of data from the SPI module is handled by two FIFOs, one for reception and one for transmission (addressed by the SFRs SPIxRXB and SPIxTXB, respectively.). The TXFIFO is written by software and is read by the SPI module to shift the data onto the SDO pin. The RXFIFO is written by the SPI module as it shifts in the data from the SDI pin and is read by software. Setting the CLRBF bit of SPIxSTATUS resets the occupancy for both FIFOs, emptying both buffers. The FIFOs are also reset by disabling the SPI module.

Note: TXFIFO occupancy and RXFIFO occupancy simply refer to the number of bytes that are currently being stored in each FIFO. These values are used in this chapter to illustrate the function of these FIFOs and are not directly accessible through software.

The SPIxRXB register addresses the receive FIFO and is read-only. Reading from this register will read from the first FIFO location that was written to by hardware and decrease the RXFIFO occupancy. If the FIFO is empty, reading from this register will instead return a value of zero and set the RXRE (Receive Buffer Read Error) bit of the SPIxSTATUS register. The RXRE bit must then be cleared in software in order to properly reflect the status of the read error. When RXFIFO is full, the RXBF bit of the SPIxSTATUS register will be set. When the device receives data on the SDI pin, the receive FIFO may be written to by hardware and the occupancy increased, depending on the mode and receiver settings, as summarized in Table 32-1.

The SPIxTXB register addresses the transmit FIFO and is write-only. Writing to the register will write to the first empty FIFO location and increase the occupancy. If the FIFO is full, writing to this register will not affect the data and will set the TXWE bit of the SPIxSTATUS register. When the TXFIFO is empty, the TXBE bit of SPIxSTATUS will be set. When a data transfer occurs, data may be read from the first FIFO location written to and the occupancy decreases, depending on mode and transmitter settings, as summarized in Table 32-1 and Section 32.6.1 "Slave Mode Transmit options".

#### 32.3.4 LSB VS. MSB-FIRST OPERATION

Typically, SPI communication is output Most-Significant bit first, but some devices/buses may not conform to this standard. In this case, the LSBF bit may be used to alter the order in which bits are shifted out during the data exchange. In both Master and Slave mode, the LSBF bit of SPIxCON0 controls if data is shifted MSb or LSb first. Clearing the bit (default) configures the data to transfer MSb first, which is traditional SPI operation, while setting the bit configures the data to transfer LSb first.

#### 32.3.5 INPUT AND OUTPUT POLARITY BITS

SPIxCON1 has three bits that control the polarity of the SPI inputs and outputs. The SDIP bit controls the polarity of the SDI input, the SDOP bit controls the polarity of the SDO output, and the SSP bit controls the polarity of both the slave SS input and the master SS output. For all three bits, when the bit is clear, the input or output is active-high, and when the bit is set, the input or output is active-low. When the EN bit of SPIxCON0 is cleared, SS(out) and SCK(out) both revert to the inactive state dictated by their polarity bits. The SDO output state when the EN bit of SPIxCON0 is cleared is determined by several factors.

- When the associated TRIS bit for the SDO pin is cleared, and the SPI goes idle after a transmission, the SDO output will remain at the last bit level. The SDO pin will revert to the Idle state if EN is cleared.
- When the associated TRIS bit for the SDO pin is set, behavior varies in Slave and Master mode.
- In Slave mode, the SDO pin tri-states when:
- Slave Select is inactive,
- the EN bit of SPIxCON0 is cleared, or when
- the TXR bit of SPIxCON2 is cleared.
- In Master mode, the SDO pin tri-states when TXR = 0. When TXR = 1 and the SPI goes idle after a transmission, the SDO output will remain at the last bit level. The SDO pin will revert to the Idle state if EN is cleared.



PIC18(L)F26/27/45/46/47/55/56/57K42

## FIGURE 33-12: I<sup>2</sup>C SLAVE, 10-BIT ADDRESS, TRANSMISSION

# PIC18(L)F26/27/45/46/47/55/56/57K42

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
I2CxBTO	—	—	_		—	BTO<2:0>			582
I2CxCLK	—	—	—	—	—	CLK<2:0>			581
I2CxPIE	CNTIE	ACKTIE	—	WRIE	ADRIE	PCIE	RSCIE	SCIE	588
I2CxPIR	CNTIF	ACKTIF	—	WRIF	ADRIF	PCIF	RSCIF	SCIF	587
I2CxERR	—	BTOIF	BCLIF	NACKIF	—	BTOIE	BCLIE	NACKIE	585
I2CxSTAT0	BFRE	SMA	MMA	R	D	—	—	—	583
I2CxSTAT1	TXWE	—	TXBE	—	RXRE	CLRBF	—	RXBF	584
I2CxCON0	EN	RSEN	S	CSTR	MDR	MODE<2:0>		577	
I2CxCON1	ACKCNT	ACKDT	ACKSTAT	ACKT	—	RXOV	TXU	CSD	579
I2CxCON2	ACNT	GCEN	FME	ADB	SDAHT	<3:2> BFRET<1:0>		580	
I2CxADR0				A	DR<7:0>		589		
I2CxADR1	ADR<7:1> —							590	
I2CxADR2	ADR<7:0>						591		
I2CxADR3	ADR<7:1> —						592		
I2CxADB0	ADB<7:0>						593		
I2CxADB1	ADB<7:0>						594		
I2CxCNT				CI	NT<7:0>		586		
I2CxPIR	CNTIF	ACKTIF		WRIF	ADRIF	PCIF	RSCIF	SCIF	587
I2CxPIE	CNTIE	ACKTIE		WRIE	ADRIE	PCIE	RSCIE	SCIE	588
I2CxADR0	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	589
I2CxADR1	ADR14	ADR13	ADR12	ADR11	ADR10	ADR9	ADR8	_	590
I2CxADR2	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	591
I2CxADR3	ADR14	ADR13	ADR12	ADR11	ADR10	ADR9	ADR8	_	592
I2CxADB0	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0	593
I2CxADB1	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0	594

# TABLE 33-18: SUMMARY OF REGISTERS FOR I<sup>2</sup>C 8-BIT MACRO

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the  $I^2C$  module.

#### 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	i Limits	MIN	NOM	MAX	
Number of Pins	N	40			
Pitch	е	0.40 BSC			
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	Е	5.00 BSC			
Exposed Pad Width	E2	3.60	3.70	3.80	
Overall Length	D	5.00 BSC			
Exposed Pad Length	D2	3.60	3.70	3.80	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2