



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 43x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP Exposed Pad
Supplier Device Package	48-TQFP-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f56k42-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ρ
C
Ľ
$\infty$
F
) <b>F</b>
Ň
6
12
7
4
ζī
4
Ō
4
7
5
হ
5
6
S
7
$\mathbf{x}$
5

0/1	28-Pin SPDIP/SOIC/SSOP	28-Pin (U)QFN	ADC	Voltage Reference	DAC	Comparators	Zero Cross Detect	I <sup>2</sup> C	SPI	UART	WSD	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)	Interrupt-on-Change	Basic
RC0	11	8	ANC0	_	_	_		—	_		I	T1CKI <sup>(1)</sup> T3CKI <sup>(1)</sup> T3G <sup>(1)</sup> SMTWIN1 <sup>(1)</sup>	_	I	_	_		IOCC0	SOSCO
RC1	12	9	ANC1	-	-	-	_	_	_	_	_	SMTSIG1 <sup>(1)</sup>	CCP2 <sup>(1)</sup>	_	-	_	_	IOCC1	SOSCI
RC2	13	10	ANC2	-	_	-	—	_	_	_	_	T5CKI <sup>(1)</sup>	CCP1 <sup>(1)</sup>	_	_	_	_	IOCC2	_
RC3	14	11	ANC3	-	_	-	_	SCL1 <sup>(3,4)</sup>	SCK1 <sup>(1)</sup>	_	_	T2IN <sup>(1)</sup>	-	_	_	_	-	IOCC3	-
RC4	15	12	ANC4	—	_	—	_	SDA1 <sup>(3,4)</sup>	SDI1 <sup>(1)</sup>	—	_	—	-	_	_	_	—	IOCC4	_
RC5	16	13	ANC5	—	—	—	_	—	—	—	_	T4IN <sup>(1)</sup>	—	_	_	—	_	IOCC5	_
RC6	17	14	ANC6	—	—	—	—	—	—	CTS1 <sup>(1)</sup>	_	—	—	_	_	—	—	IOCC6	—
RC7	18	15	ANC7	_	—	_	_	—	—	RX1 <sup>(1)</sup>	-		-	_	_	—	_	IOCC7	
RE3	1	26	-	-	-	-	—	—	—	—	—	—	—	-	—	-	—	IOCE3	MCLR VPP
Vdd	20	17	_	-	_	-	_	_	_	_	_	_	-	_	_	_	-	—	_
Vss	8, 19	5, 16	—	—	—	—		—	—	-	—	—	—	_	—	—	-	-	—
OUT <sup>(2)</sup>	_		ADGRDA ADGRDB		_	C1OUT C2OUT	_	SDA1 SCL1 SDA2 SCL2	SS1 SCK1 SDO1	DTR1 RTS1 TX1 DTR2 RTS2 TX2	DSM	TMR0	CCP1 CCP2 CCP3 CCP4 PWM5OUT PWM6OUT PWM7OUT PWM8OUT	CWG1A CWG1B CWG1C CWG1D CWG2A CWG2B CWG2C CWG2D CWG3A CWG3B	CLC10UT CLC20UT CLC30UT CLC40UT	NCO	CLKR	_	_
Note	1:	This	s is a PPS rem	nappable inr	out signal. The i	input functio	on may	be moved fro	m the default	location show	vn to one of seve	eral other PORT	( pins			1			

TABLE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F2XK42) (CONTINUED)

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All output signals shown in this row are PPS remappable.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers. These pins can be configured for I<sup>2</sup>C and SMB™ 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBUs input buffer thresholds. 4:

3:

## TABLE 4-5: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F26/27/45/46/47/55/56/57K42 DEVICES BANK 62

_								_		_					
3EFFh	ADCLK	3EDFh	ADLTHH	3EBFh	CM1PCH	3E9Fh	_	3E7Fh	—	3E5Fh		3E3Fh	_	3E1Fh	—
3EFEh	ADACT	3EDEh	ADLTHL	3EBEh	CM1NCH	3E9Eh	DAC1CON0	3E7Eh		3E5Eh		3E3Eh		3E1Eh	—
3EFDh	ADREF	3EDDh	_	3EBDh	CM1CON1	3E9Dh	—	3E7Dh	_	3E5Dh	_	3E3Dh	_	3E1Dh	—
3EFCh	ADSTAT	3EDCh	—	3EBCh	CM1CON0	3E9Ch	DAC1CON1	3E7Ch	—	3E5Ch	—	3E3Ch	—	3E1Ch	—
3EFBh	ADCON3	3EDBh	—	3EBBh	CM2PCH	3E9Bh	—	3E7Bh	—	3E5Bh	—	3E3Bh	—	3E1Bh	—
3EFAh	ADCON2	3EDAh	—	3EBAh	CM2NCH	3E9Ah	—	3E7Ah	—	3E5Ah	—	3E3Ah	—	3E1Ah	—
3EF9h	ADCON1	3ED9h	_	3EB9h	CM2CON1	3E99h	_	3E79h	_	3E59h		3E39h	_	3E19h	—
3EF8h	ADCON0	3ED8h	_	3EB8h	CM2CON0	3E98h	_	3E78h	_	3E58h		3E38h	_	3E18h	—
3EF7h	ADPREH	3ED7h	ADCP	3EB7h	_	3E97h	_	3E77h	_	3E57h		3E37h	_	3E17h	—
3EF6h	ADPREL	3ED6h	_	3EB6h	_	3E96h	_	3E76h	_	3E56h	_	3E36h	_	3E16h	—
3EF5h	ADCAP	3ED5h	_	3EB5h	_	3E95h	_	3E75h	_	3E55h		3E35h	_	3E15h	—
3EF4h	ADACQH	3ED4h	_	3EB4h		3E94h	_	3E74h	_	3E54h	_	3E34h	_	3E14h	—
3EF3h	ADACQL	3ED3h	_	3EB3h	_	3E93h	_	3E73h	_	3E53h		3E33h	_	3E13h	—
2EF2h	—	3ED2h	_	3EB2h	_	3E92h	_	3E72h	_	3E52h		3E32h	_	3E12h	—
3EF1h	ADPCH	3ED1h	_	3EB1h	_	3E91h	_	3E71h	_	3E51h		3E31h	_	3E11h	—
3EF0h	ADRESH	3ED0h	_	3EB0h	_	3E90h	_	3E70h	_	3E50h		3E30h	_	3E10h	—
3EEFh	ADRESL	3ECFh	_	3EAFh	_	3E8Fh	_	3E6Fh	_	3E4Fh	_	3E2Fh	_	3E0Fh	—
3EEEh	ADPREVH	3ECEh	—	3EAEh	—	3E8Eh	—	3E6Eh	—	3E4Eh	—	3E2Eh	—	3E0Eh	—
3EEDh	ADPREVL	3ECDh	_	3EADh	_	3E8Dh	_	3E6Dh	_	3E4Dh		3E2Dh	_	3E0Dh	—
3EECh	ADRPT	3ECCh	_	3EACh	_	3E8Ch	_	3E6Ch	_	3E4Ch		3E2Ch	_	3E0Ch	
3EEBh	ADCNT	3ECBh	_	3EABh	_	3E8Bh	_	3E6Bh	_	3E4Bh		3E2Bh	_	3E0Bh	—
3EEAh	ADACCU	3ECAh	HLVDCON1	3EAAh	_	3E8Ah	_	3E6Ah	_	3E4Ah		3E2Ah	_	3E0Ah	—
3EE9h	ADACCH	3EC9h	HLVDCON0	3EA9h	_	3E89h	_	3E69h	_	3E49h		3E29h	_	3E09h	—
3EE8h	ADACCL	3EC8h	—	3EA8h	—	3E88h	—	3E68h	—	3E48h	—	3E28h	—	3E08h	—
3EE7h	ADFLTRH	3EC7h	—	3EA7h	—	3E87h	—	3E67h	—	3E47h	—	3E27h	—	3E07h	—
3EE6h	ADFLTRL	3EC6h	—	3EA6h	—	3E86h		3E66h	—	3E46h	—	3E26h	—	3E06h	—
3EE5h	ADSTPTH	3EC5h	—	3EA5h	—	3E85h		3E65h	—	3E45h	—	3E25h	—	3E05h	—
3EE4h	ADSTPTL	3EC4h	—	3EA4h	—	3E84h		3E64h	—	3E44h	—	3E24h	—	3E04h	—
3EE3h	ADERRH	3EC3h	ZCDCON	3EA3h		3E83h	_	3E63h	—	3E43h	—	3E23h	—	3E03h	—
3EE2h	ADERRL	3EC2h	—	3EA2h		3E82h	_	3E62h	—	3E42h	—	3E22h	—	3E02h	—
3EE1h	ADUTHH	3EC1h	FVRCON	3EA1h	—	3E81h	—	3E61h	—	3E41h	—	3E21h	—	3E01h	—
3EE0h	ADUTHL	3EC0h	CMOUT	3EA0h	_	3E80h	_	3E60h	—	3E40h	—	3E20h	_	3E00h	—

Legend: Unimplemented data memory locations and registers, read as '0'.

**Note 1:** Unimplemented in LF devices.

2: Unimplemented in PIC18(L)F26/27K42.

**3:** Unimplemented in PIC18(L)F26/27/45/46/47K42.

## 8.5 **Register Definitions: Reference Clock**

Long bit name prefixes for the Reference Clock peripherals are shown below. Refer to **Section 1.3.2.2 "Long Bit Names**" for more information.

Peripheral	Bit Name Prefix
CLKR	CLKR

### REGISTER 8-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

R/W-0/0	U-0	U-0	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN	—	_	DC<	:1:0>	DIV<2:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: Reference Clock Module Enable bit
	<ul><li>1 = Reference clock module enabled</li><li>0 = Reference clock module is disabled</li></ul>
bit 6-5	Unimplemented: Read as '0'
bit 4-3	DC<1:0>: Reference Clock Duty Cycle bits <sup>(1)</sup>
	<ul> <li>11 = Clock outputs duty cycle of 75%</li> <li>10 = Clock outputs duty cycle of 50%</li> <li>01 = Clock outputs duty cycle of 25%</li> <li>00 = Clock outputs duty cycle of 0%</li> </ul>
bit 2-0	DIV<2:0>: Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock value divided by 2 000 = Base clock value

**Note 1:** Bits are valid for reference clock divider values of two or larger, the base clock cannot be further divided.

### FIGURE 10-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1	 	Q1   Q2   Q3   Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKIN <sup>(1)</sup>			, 					
CLKOUT <sup>(2)</sup>	\/	,	, , ,	Tost(3)		,///	,/	
Interrupt flag		1 1 <del> </del>		· · · ·	Interrupt Laten	cy <sup>(4)</sup>		
GIE bit (INTCON reg.)		'	Processor in					
Instruction Flow		ا ا	, \/			, {	ا ا	, <u> </u>
PC )	( <u>PC</u>	X <u>PC+1</u>	<u>Х РС</u>	<u>+2</u>	PC + 2	<u>X PC+2</u>	<u> </u>	X <u>0005h</u>
Fetched	Inst(PC) = Sleep	Inst(PC + 1)	1	1	Inst(PC + 2)	1	Inst(0004h)	Inst(0005h)
Instruction {	Inst(PC - 1)	Sleep	1 1 1		Inst(PC + 1)	Forced NOP	Forced NOP	Inst(0004h)
Note 1: E	External clock. Hig	h. Medium. Low m	node assume	d.				

2: CLKOUT is shown here for timing reference.

3: TOST = 1024 TOSC. This delay does not apply to EC and INTOSC Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

### 10.2.3 LOW-POWER SLEEP MODE

The PIC18F26/27/45/46/47/55/56/57K42 device family contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

The PIC18F26/27/45/46/47/55/56/57K42 devices allow the user to optimize the operating current in Sleep, depending on the application requirements.

Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register.

### 10.2.3.1 Sleep Current vs. Wake-up Time

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking-up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

## 13.1 Program Flash Memory

The Program Flash Memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory or program memory erase is executed on blocks of n bytes at a time. Refer to Table 5-4 for write and erase block sizes. A Bulk Erase operation cannot be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

It is important to understand the PFM memory structure for erase and programming operations. Program memory word size is 16 bits wide. PFM is arranged in rows. A row is the minimum size that can be erased by user software. Refer to Table 5-4 for the row sizes for these devices.

After a row has been erased, all or a portion of this row can be programmed. Data to be written into the program memory row is written to 8-bit wide data write latches by means of 6 address lines. These latches are not directly accessible, but may be loaded via sequential writes to the TABLAT register.

**Note:** To modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, the new data and retained data can be written into the write latches to reprogram the row of PFM. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.

#### **REGISTER 15-15: DMAxDSAH: DMAx DESTINATION START ADDRESS HIGH REGISTER**

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | DSA     | <15:8>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n/n = Value at POR and BOR/Value at all other	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged
Resets			

bit 7-0 DSA<15:8>: Destination Start Address bits

### **REGISTER 15-16: DMAxDPTRL: DMAx DESTINATION POINTER LOW REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
	DPTR<7:0>										
bit 7	bit 7 bit 0										

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged

bit 7-0 DPTR<7:0>: Current Destination Address Pointer

#### **REGISTER 15-17: DMAxDPTRH: DMAx DESTINATION POINTER HIGH REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DPTF	R<15:8>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n/n = Value at POR and BOR/Value at all other Resets	1 = bit is set	0 = bit is cleared	x = bit is unknown u = bit is unchanged

bit 7-0 **DPTR<15:8>:** Current Destination Address Pointer

© 2017 Microchip Technology Inc.

## 25.0 SIGNAL MEASUREMENT TIMER (SMT)

The SMT is a 24-bit counter with advanced clock and gating logic, which can be configured for measuring a variety of digital signal parameters such as pulse width, frequency and duty cycle, and the time difference between edges on two signals. The device has only one SMT module implemented.

Features of the SMT include:

- 24-bit timer/counter
  - Three 8-bit registers (SMT1L/H/U)
  - Readable and writable
- Optional 16-bit operating mode
- Two 24-bit measurement capture registers
- · One 24-bit period match register
- Multi-mode operation, including relative timing measurement
- · Interrupt on period match
- Multiple clock, gate and signal sources
- · Interrupt on acquisition complete
- · Ability to read current input values



## 25.6.7 TIME OF FLIGHT MEASURE MODE

This mode measures the time interval between a rising edge on the SMTWINx input and a rising edge on the SMT1\_signal input, beginning to increment the timer upon observing a rising edge on the SMTWINx input, while updating the SMT1CPR register and resetting the timer upon observing a rising edge on the SMT1\_signal input. In the event of two SMTWINx rising edges without an SMT1\_signal rising edge, it will update the SMT1CPW register with the current value of the timer and reset the timer value. See Figure 25-14 and Figure 25-15.

### 25.6.11 WINDOWED COUNTER MODE

This mode counts pulses on the SMT1\_signal input, within a window dictated by the SMT1WIN input. It begins counting upon seeing a rising edge of the SMT1WIN input, updates the SMT1CPW register on a falling edge of the SMT1WIN input, and updates the SMT1CPR register on each rising edge of the SMT1WIN input beyond the first. See Figure 25-21 and Figure 25-22.

## 28.2 FIXED DUTY CYCLE MODE

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO\_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 28-2.

### 28.3 PULSE FREQUENCY MODE

In Pulse Frequency (PF) mode, every time the Accumulator overflows, the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output. The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 28-2.

The value of the active and inactive states depends on the polarity bit, POL in the NCO1CON register.

The PF mode is selected by setting the PFM bit in the NCO1CON register.

28.3.1 OUTPUT PULSE-WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the PWS<2:0> bits in the NCO1CLK register.

When the selected pulse width is greater than the Accumulator overflow time frame, then DDS operation is undefined.

## 28.4 OUTPUT POLARITY CONTROL

The last stage in the NCO module is the output polarity. The POL bit in the NCO1CON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition. The NCO output signal is available to most of the other peripherals available on the device.

### 28.5 Interrupts

When the accumulator overflows (NCO\_overflow), the NCO Interrupt Flag bit, NCO1IF, of the PIR4 register is set. To enable the interrupt event (NCO\_interrupt), the following bits must be set:

- · EN bit of the NCO1CON register
- NCO1IE bit of the PIE4 register
- · GIE/GIEH bit of the INTCON0 register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

## 28.6 Effects of a Reset

All of the NCO registers are cleared to zero as the result of a Reset.

## 28.7 Operation in Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

GURE 28-2	2: FDC OUTPUT MODE OPERATION DIAGRAM
NCOx Clock Source	
NCOx Increment Value	4000h 4000h
NCOx Accumulator Value	00000h X 04000h X 08000h X 06000h X 00000h X 04000h X 08000h X 06000h X 04000h X 04000h X 08000h X 04000h X 08000h
NCO_overflow	
NCO_interrupt	
NCOx Output FDC Mode	
NCOx Output PF Mode NCOxPWS = - 000	
NCOx Output PF Mode NCOxPWS = - 001	

## 31.9 Stop Bits

The number of Stop bits is user selectable with the STP bits in the UxCON2 register. The STP bits affect all modes of operation.

Stop bits selections include:

- 1 transmit with receive verify on first
- 1.5 transmit with receive verify on first
- · 2 transmit with receive verify on both
- · 2 transmit with receive verify on first only

In all modes, except DALI, the transmitter is idle for the number of Stop bit periods between each consecutively transmitted word. In DALI, the Stop bits are generated after the last bit in the transmitted data stream.

The input is checked for the idle level in the middle of the first Stop bit, when receive verify on first is selected, as well as in the middle of the second Stop bit, when verify on both is selected. If any Stop bit verification indicates a non-idle level, the framing error FERIF bit is set for the received word.

### 31.9.1 DELAYED UXRXIF

When operating in Half-Duplex mode, where the microcontroller needs to reverse the transceiver direction after a reception, it may be more convenient to hold off the UxRXIF interrupt until the end of the Stop bits to avoid line contention. The user selects when the UxRXIF interrupt occurs with the STPMD bit in the UxFIFO register. When STPMD is '1', the UxRXIF occurs at the end of the last Stop bit. When STPMD is '0', UxRXIF occurs when the received byte is stored in the receive FIFO. When STP < 1:0 > = 10, the store operation is performed in the middle of the second Stop bit, otherwise, it is performed in the middle of the first Stop bit. The FERIF and PERIF interrupts are not delayed with STPMD. Only UxRXIF is delayed when STPMD is set and should be the only indicator for reversing transceiver direction.

## 31.10 Operation after FIFO overflow

The Receive Shift Register (RSR) can be configured to stop or continue running during a receive FIFO overflow condition. Stopped operation is the Legacy mode.

When the RSR continues to run during an overflow condition, the first word received after clearing the overflow will always be valid.

When the RSR is stopped during an overflow condition, synchronization with the Start bits is lost. Therefore, the first word received after the overflow is cleared may start in the middle of a word.

Operation during overflow is selected with the RUNOVF bit in the UxCON2 register. Setting the RUNOVF bit selects the run during overflow method.

## 31.11 Receive and Transmit Buffers

The UART uses small buffer areas to transmit and receive data. These are sometimes referred to as FIFOs.

The receiver has a Receive Shift Register (RSR) and two buffer registers. The buffer at the top of the FIFO (earliest byte to enter the FIFO) is by retrieved by reading the UxRXB register.

The transmitter has one Transmit Shift Register (TSR) and one buffer register. Writes to UxTXB go to the transmit buffer then immediately to the TSR, if it is empty. When the TSR is not empty, writes to UxTXB are held then transferred to the TSR when it becomes available.

### 31.11.1 FIFO STATUS

The UxFIFO register contains several status bits for determining the state of the receive and transmit buffers.

The RXBE bit indicates that the receive FIFO is empty. This bit is essentially the inverse of UxRXIF. The RXBF bit indicates that the receive FIFO is full.

The transmitter has only one buffer register so the status bits are essentially a copy and inverse of the UxTXIF bit. The TXBE bit indicates that the buffer is empty (same as UxTXIF) and the TXBF bit indicates that the buffer is full (UxTXIF inverse). A third transmitter status bit, TXWRE (transmit write error), is set whenever a UxTXB write is performed when the TXBF bit is set. This indicates that the write was unsuccessful.

### 31.11.2 FIFO RESET

All modes support resetting the receive and transmit buffers.

The receive buffer is flushed and all unread data discarded when the RXBE bit in the UxFIFO register is written to '1'. The MOVWF instruction with the TXBE bit cleared should be used to avoid inadvertently clearing a byte pending in the TSR when UxTXB is empty.

Data written to UxTXB when TXEN is low will be held in the Transmit Shift Register (TSR) then sent when TXEN is set. The transmit buffer and inactive TSR are flushed by setting the TXBE bit in the UxFIFO register. Setting TXBE while a character is actively transmitting from the TSR will complete the transmission without being flushed.

Clearing the ON bit will discard all received data and transmit data pending in the TSR and UxTXB.

R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
RUNOV	/F RXPOL	STP<1:0>		C0EN	TXPOL	FLO•	<1:0>			
bit 7							bit 0			
Legend:										
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
u = Bit is u	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is	set	'0' = Bit is cle	ared							
bit 7			flow	:4						
DIL 7		un During Over		Il	hite offer evert	woondition				
	⊥ = KX Inpu 0 = RX inpu	<ul> <li>1 = RX input shifter continues to synchronize with Start bits after overflow condition</li> <li>0 = RX input shifter stops all activity on receiver overflow condition</li> </ul>								
bit 6	RXPOL: Rec	ceive Polarity Co	ontrol bit							
	1 = Invert R	1 = Invert RX polarity. Idle state is low								
	0 = RX pola	0 = RX polarity is not inverted, Idle state is high								
bit 5-4	STP<1:0>: S	STP<1:0>: Stop Bit Mode Control bits <sup>(1)</sup>								
	11 = Trans	11 = Transmit 2 Stop bits, receiver verifies first Stop bit								
	10 = Irans	10 = Transmit 2 Stop bits, receiver verifies first and second Stop bits								
	00 = Trans	01 = transmit 1.5 Stop bits, receiver verifies first Stop bit 00 = Transmit 1 Stop bit, receiver verifies first Stop bit								
bit 3	C0EN: Chec	ksum Mode Sel	ect bit <sup>(2)</sup>							
	LIN mode:									
	1 = Checksu	1 = Checksum Mode 1, enhanced LIN checksum includes PID in sum								
	0 = Checksu	0 = Checksum Mode 0, legacy LIN checksum does not include PID in sum								
	Other modes	Other modes:								
	⊥ = Add all 0 = Checksi	1 = Add all TX and RX characters 0 = Checksums disabled								
bit 2	TXPOL: Tran	nsmit Polarity C	ontrol bit							
	1 = Output d	1 = Output data is inverted. TX output is low in Idle state								
	0 = Output c	<ul> <li>0 = Output data is not inverted, TX output is high in Idle state</li> </ul>								
bit 1-0	FLO<1:0>: ⊦	Handshake Flow	V Control bits							
	11 = <u>Reser</u>	ved								
	10 = RTS/C	CTS and TXDE	Hardware flow	v control						
	01 = XON/2	ontrol is off	now control							
NOTE 1:	All modes transm. Stop bits and all o	it selected numl	per of Stop bit / the first Stop	s. Only DMX a bit.	na DALI receive	ers verity select	ea number of			

## REGISTER 31-3: UxCON2: UART CONTROL REGISTER 2

2: UART1 only.

### FIGURE 32-7: CLOCKING DETAIL-MASTER MODE, CKE/SMP = 0/0







### 32.8.3.4 Receiver Overflow and Transmitter Underflow Interrupts

The receiver overflow interrupt triggers if data is received when the RXFIFO is already full and RXR = 1. In this case, the data will be discarded and the RXOIF bit will be set. The receiver overflow interrupt flag is the RXOIF bit of SPIxINTF. The receiver overflow interrupt enable bit is the RXOIE bit of SPIxINTE.

The Transmitter Underflow interrupt flag triggers if a data transfer begins when the TXFIFO is empty and TXR = 1. In this case, the most recently received data will be transmitted and the TXUIF bit will be set. The transmitter underflow interrupt flag is the TXUIF bit of SPIxINTF. The transmitter underflow interrupt enable bit is the TXUIE bit of SPIxINTE.

Both of these interrupts will only occur in Slave mode, as Master mode will not allow the RXFIFO to overflow or the TXFIFO to underflow.







## 39.10 Register Definitions: HLVD Control

Long bit name prefixes for the HLVD peripheral is shown in Table 39-1. Refer to **Section 1.3.2.2 "Long Bit Names"** for more information.

### TABLE 39-1:

Peripheral	Bit Name Prefix		
HLVD	HLVD		

### REGISTER 39-1: HLVDCON0: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER 0

R/W-0/0	U-0	R-x	R-x	U-0	U-0	R/W-0/0	R/W-0/0
EN	—	OUT	RDY	—	—	INTH	INTL
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<ul> <li>EN: High/Low-voltage Detect Power Enable bit</li> <li>1 = Enables HLVD, powers up HLVD circuit and supporting reference circuitry</li> <li>0 = Disables HLVD, powers down HLVD and supporting circuitry</li> </ul>						
bit 6	Unimplemented: Read as '0'						
bit 5	OUT: HLVD Comparator Output bit						
	<ul> <li>1 = Voltage ≤ selected detection limit (HLVDL&lt;3:0&gt;)</li> <li>0 = Voltage ≥ selected detection limit (HLVDL&lt;3:0&gt;)</li> </ul>						
bit 4	RDY: Band Gap Reference Voltages Stable Status Flag bit						
	<ul> <li>1 = Indicates HLVD Module is ready and output is stable</li> <li>0 = Indicates HLVD Module is not ready</li> </ul>						
bit 3-2	Unimplemented: Read as '0'						
bit 1	INTH: HLVD Positive going (High Voltage) Interrupt Enable						
	<ul> <li>1 = HLVDIF will be set when voltage ≥ selected detection limit (SEL&lt;3:0&gt;)</li> <li>0 = HLVDIF will not be set</li> </ul>						
bit 0	INTL: HLVD Negative going (Low Voltage) Interrupt Enable						
	<ul> <li>1 = HLVDIF will be set when voltage ≤ selected detection limit (SEL&lt;3:0&gt;)</li> <li>0 = HLVDIF will not be set</li> </ul>						

## TABLE 44-15: ANALOG-TO-DIGITAL CONVERTER (ADC) ACCURACY SPECIFICATIONS<sup>(1,2)</sup>:

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C, TAD = 1μs								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
AD01	NR	Resolution	—		12	bit	$\land$	
AD02	EIL	Integral Error	_	±0.1	±2.0	LSb	ADCREF+ = 3.0V, ADCREF- $\neq 0$	
AD03	Edl	Differential Error	_	±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= $\rho V$	
AD04	EOFF	Offset Error	_	0.5	6.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V	
AD05	Egn	Gain Error	_	±0.2	±6.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V	
AD06	VADREF	ADC Reference Voltage (ADREF+ - ADREF-)	1.8		Vdd	V		
AD07	VAIN	Full-Scale Range	ADREF-	_	ADREF+	V		
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	1	—	kΩ		
AD09	RVREF	ADC Voltage Reference Ladder Impedance	_	50	_	kΩ	Note 3	

\* These parameters are characterized but not tested.

+ Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error is the sum of the offset, gain and integral non-linearity (INL) errors.

2: The ADC conversion result never decreases with an increase in the input and has no missing codes.

3: This is the impedance seen by the VREF pads when the external reference pads are selected.

## THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support