

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

•XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf27k42t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC18(L)F26/27/45/46/47/55/56/57K42

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	
EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	_	—	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7	EXTOEN: Ext	ternal Oscillato	r Manual Requ	uest Enable bit				
	1 = EXTOS(C is explicitly e	nabled, operat	ing as specified	d by FEXTOSC	;		
hit C			tor Monuel Do					
DILO					ied by OSCEP	O (Register 7)	5)	
	0 = HFINTO	SC could be e	nabled by requ	lesting periphe	ral		5)	
bit 5	MFOEN: MF	INTOSC (500	kHz/31.25 kHz	z) Oscillator M	Ianual Reques	t Enable bit (Derived from	
	HFINTOSC)							
	1 = MFINTC	OSC is explicitly	enabled					
1.11.4			nabled by requ	lesting periphe				
Dit 4		NUSC (31 KHz	2) Uscillator Ma	anual Request	Enable bit			
	1 = LFINTO	SC is explicitly SC could be ei	nabled by requ	estina periphe	ral			
bit 3	SOSCEN: Se	condary Oscill	ator Manual R	equest Enable	bit			
	1 = Seconda	ary Oscillator is	explicitly enal	bled, operating	as specified by	y SOSCPWR		
	0 = Seconda	 0 = Secondary Oscillator could be enabled by requesting peripheral 						
bit 2	ADOEN: ADC Oscillator Manual Request Enable bit							
	1 = ADC oscillation	cillator is explic	itly enabled					
	0 = ADC osci	cillator could be	e enabled by re	equesting perip	neral			
bit 1-0	Unimplemen	ted: Read as '	0'					

REGISTER 7-7: OSCEN: OSCILLATOR MANUAL ENABLE REGISTER

Register Definitions: Interrupt Control REGISTER 9-1: INTCON0: INTERRUPT CONTROL REGISTER 0 R/W-0/0 R/W-0/0 R/W-0/0 U-0 U-0 R/W-1/1 R/W-1/1 R/W-1/1 **GIE/GIEH** GIEL **IPEN** INT2EDG INT1EDG INT0EDG bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 **GIE/GIEH:** Global Interrupt Enable bits If IPEN = 0: GIE: 1 = Enables all unmasked interrupts 0 = Disables all interrupts If IPEN = 1: GIEH: 1 = Enables all unmasked high priority interrupts: bit also needs to be set for enabling low priority interrupts 0 = Disables all interrupts bit 6 GIEL: Global Low Priority Interrupt Enable bit If IPEN = 0: Reserved, read as '0' If IPEN = 1: GIEL: 1 = Enables all unmasked low priority interrupts, GIEH also needs to be set for low priority interrupts 0 = Disables all low priority bit 5 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts; all interrupts are treated as high priority interrupts bit 4-3 Unimplemented: Read as '0' bit 2 INT2EDG: External Interrupt 2 Edge Select bit 1 = Interrupt on rising edge of INT2 pin 0 = Interrupt on falling edge of INT2 pin bit 1 INT1EDG: External Interrupt 1 Edge Select bit 1 = Interrupt on rising edge of INT1 pin 0 = Interrupt on falling edge of INT1 pin INTOEDG: External Interrupt 0 Edge Select bit bit 0 1 = Interrupt on rising edge of INT0 pin 0 = Interrupt on falling edge of INTO pin

9.12

13.1.5 ERASING PROGRAM FLASH MEMORY

The minimum erase block is 64 words (refer to Table 5-4). Only through the use of an external programmer, or through ICSP™ control, can larger blocks of program memory be bulk erased. Word erase in the program memory array is not supported.

For example, when initiating an erase sequence from a microcontroller with erase row size of 64 words, a block of 64 words (128 bytes) of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The NVMCON1 register commands the erase operation. The REG<1:0> bits must be set to point to the Program Flash Memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The NVM unlock sequence described in **Section 13.1.4 "NVM Unlock Sequence**" should be used to guard against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing program memory. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

13.1.5.1 Program Flash Memory Erase Sequence

The sequence of events for erasing a block of internal program memory is:

- 1. REG bits of the NVMCON1 register point to PFM
- 2. Set the FREE and WREN bits of the NVMCON1 register
- 3. Perform the unlock sequence as described in Section 13.1.4 "NVM Unlock Sequence"

If the PFM address is write-protected, the WR bit will be cleared and the erase operation will not take place, WRERR is signaled in this scenario.

The operation erases the memory row indicated by masking the LSBs of the current TBLPTR.

While erasing PFM, CPU operation is suspended and it resumes when the operation is complete. Upon completion the WR bit is cleared in hardware, the NVMIF is set and an interrupt will occur if the NVMIE bit is also set.

Write latch data is not affected by erase operations and WREN will remain unchanged.

Note 1: If a write or erase operation is terminated by an unexpected event, WRERR bit will set which user can check to decide whether a rewrite of the location(s) is needed.

- 2: WRERR is set if WR is written to '1' while TBLPTR points to a write-protected address.
- **3:** WRERR is set if WR is written to '1' while TBLPTR points to an invalid address location (Table 13-1).

PIC18(L)F26/27/45/46/47/55/56/57K42



m = value depends on default location for that input

17.8 Register Definitions: PPS Input Selection

'1' = Bit is set

'0' = Bit is cleared

REGISTER 17-1: xxxPPS: PERIPHERAL xxx INPUT SELECTION

U = Unimplemented bit,

read as '0'

U-0	U-0	R/W-m/u ^(1,3)	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	R/W-m/u ⁽¹⁾	
—	_			xxxPF	°S<5:0>			
bit 7							bit 0	
Legend:								
R = Readable I	R = Readable bit W = Writable bit		bit	-n/n = Value at POR and BOR/Value at all other Resets				
u = Bit is uncha	anged	x = Bit is unkn	x = Bit is unknown		q = value depends on peripheral			

bit 7-6	Unimplemented: Read as '0'
bit 5-3	xxxPPS<5:3>: Peripheral xxx Input PORTx Pin Selection bits
	See Table 17-1 for the list of available ports and default pin locations. $101 = PORTF^{(2)}$ $100 = PORTE^{(3)}$ $011 = PORTD^{(3)}$ 010 = PORTC 001 = PORTB 000 = PORTA
oit 2-0	xxxPPS<2:0>: Peripheral xxx Input PORTx Pin Selection bits
	 111 = Peripheral input is from PORTx Pin 7 (Rx7) 110 = Peripheral input is from PORTx Pin 6 (Rx6) 101 = Peripheral input is from PORTx Pin 5 (Rx5) 100 = Peripheral input is from PORTx Pin 4 (Rx4) 011 = Peripheral input is from PORTx Pin 3 (Rx3) 010 = Peripheral input is from PORTx Pin 2 (Rx2) 001 = Peripheral input is from PORTx Pin 1 (Rx1) 000 = Peripheral input is from PORTx Pin 0 (Rx0)

Note 1: The Reset value 'm' of this register is determined by device default locations for that input.

2: Reserved on PIC18LF26/27/45/46/57K42 parts.

3: Reserved on PIC18LF26/27K42 parts.

23.2.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE Interrupt Priority bit of the respective PIE register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the respective PIR register following any change in Operating mode.

23.2.4 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by FOSC/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep as long as the clock source for Timer1 is active in Sleep.

23.3 Compare Mode

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMRxH:TMRxL register pair. When a match occurs, one of the following events can occur:

- Toggle the CCPx output, clear TMRx
- Toggle the CCPx output
- Set the CCPx output
- · Clear the CCPx output
- · Pulse output
- Pulse output, clear TMRx

The action on the pin is based on the value of the MODE<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set, and an ADC conversion can be triggered, if selected.

All Compare modes can generate an interrupt and trigger an ADC conversion. When MODE = 0b0001 or 0b1011, the CCP resets the TMR register pair.

Figure 23-2 shows a simplified diagram of the compare operation.

FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM





FIGURE 25-7:

PIC18(L)F26/27/45/46/47/55/56/57K42

R-0/0

U-0

R-0/0

R-0/0

CPRUP	CPWUP	RST			TS	WS	AS		
bit 7							bit 0		
Legend:									
HC = Bit is clea	ared by hardwa	are		HS = Bit is se	et by hardware				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condi	tion			
bit 7	CPRUP: SMT	Manual Perio	d Buffer Updat	e bit					
	$1 = \text{Request } \iota$	update to SMT	1PRx registers						
hit G		T Manual Dula		; Lindoto hit					
DILO	1 = Request u	Indate to SMT	1CPW register	opuale bit					
	0 = SMT1CP\	W registers up	date is complet	te					
bit 5	RST: SMT Ma	anual Timer Re	eset bit						
	1 = Request F	Reset to SMT1	TMR registers						
	0 = SMI1IM	R registers upo	late is complet	e					
bit 4-3	Unimplemen	ted: Read as '	0'						
bit 2	TS: GO Value	e Status bit							
	1 = SMT time 0 = SMT time	r is not increm	ny entina						
bit 1	WS: SMT1WI	IN Value Status	s bit						
	1 = SMT window is open								
	0 = SMT window is closed								
bit 0	AS: SMT_sign	nal Value Statu	s bit						
	1 = SMT acqu	uisition is in pro	ogress						
	0 = SMT acquisition is not in progress								

U-0

REGISTER 25-3: SMT1STAT: SMT STATUS REGISTER

R/W/HC-0/0 R/W/HC-0/0

R/W/HC-0/0

REGISTER 25-10: SMT1CPRL: SMT CAPTURED PERIOD REGISTER – LOW BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	
			SMT1C	PR<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is unch	anged	x = Bit is unkn	nown	-n/n = Value at POR and BOR/Value at all other Res				

bit 7-0 SMT1CPR<7:0>: Significant bits of the SMT Period Latch – Low Byte

'0' = Bit is cleared

REGISTER 25-11: SMT1CPRH: SMT CAPTURED PERIOD REGISTER - HIGH BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
			SMT1C	PR<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SMT1CPR<15:8>: Significant bits of the SMT Period Latch – High Byte

REGISTER 25-12: SMT1CPRU: SMT CAPTURED PERIOD REGISTER – UPPER BYTE

R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x	R-x/x
SMT1CPR<23:16>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMT1CPR<23:16>: Significant bits of the SMT Period Latch – Upper Byte

© 2017 Microchip Technology Inc.

'1' = Bit is set

In Forward Full-Bridge mode (MODE<2:0> = 010), CWGxA is driven to its active state, CWGxB and CWGxC are driven to their inactive state, and CWGxD is modulated by the input signal, as shown in Figure 26-7.

In Reverse Full-Bridge mode (MODE<2:0> = 011), CWGxC is driven to its active state, CWGxA and CWGxD are driven to their inactive states, and CWGxB is modulated by the input signal, as shown in Figure 26-7. In Full-Bridge mode, the dead-band period is used when there is a switch from forward to reverse or viceversa. This dead-band control is described in Section 26.6 "Dead-Band Control", with additional details in Section 26.7 "Rising Edge and Reverse Dead Band" and Section 26.8 "Falling Edge and Forward Dead Band". Steering modes are not used with either of the Full-Bridge modes. The mode selection may be toggled between forward and reverse toggling the MODE<0> bit of the CWGxCON0 while keeping MODE<2:1> static, without disabling the CWG module.





26.12 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep when all the following conditions are met:

- CWG module is enabled
- · Input source is active
- HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as system clock and CWG clock, when the CWG is enabled and the input source is active, then the CPU will go idle during Sleep, but the HFINTOSC will remain active and the CWG will continue to operate. This will have a direct effect on the Sleep mode current.

26.13 Configuring the CWG

- Ensure that the TRIS control bits corresponding to CWG outputs are set so that all are configured as inputs, ensuring that the outputs are inactive during setup. External hardware should ensure that pin levels are held to safe levels.
- 2. Clear the EN bit, if not already cleared.
- Configure the MODE<2:0> bits of the CWGx-CON0 register to set the output operating mode.
- 4. Configure the POLy bits of the CWGxCON1 register to set the output polarities.
- 5. Configure the ISM<4:0> bits of the CWGxISM register to select the data input source.
- 6. If a steering mode is selected, configure the STRx bits to select the desired output on the CWG outputs.
- Configure the LSBD<1:0> and LSAC<1:0> bits of the CWGxASD0 register to select the autoshutdown output override states (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
- If auto-restart is desired, set the REN bit of CWGxAS0.
- 9. If auto-shutdown is desired, configure the ASxE bits of the CWGxAS1 register to select the shutdown source.
- 10. Set the desired rising and falling dead-band times with the CWGxDBR and CWGxDBF registers.
- 11. Select the clock source in the CWGxCLKCON register.
- 12. Set the EN bit to enable the module.
- 13. Clear the TRIS bits that correspond to the CWG outputs to set them as outputs.

If auto-restart is to be used, set the REN bit and the SHUTDOWN bit will be cleared automatically. Otherwise, clear the SHUTDOWN bit in software to start the CWG.

27.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/ NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 27-2 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

TABLE 27-2: DATA GATING LOGIC

CLCxGLSy	GyPOL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 29-18)
- Gate 2: CLCxGLS1 (Register 29-19)
- Gate 3: CLCxGLS2 (Register 29-20)
- Gate 4: CLCxGLS3 (Register 29-21)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 27-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

27.1.3 LOGIC FUNCTION

There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- · Transparent Latch with Set and Reset

Logic functions are shown in Figure 27-2. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

27.1.4 OUTPUT POLARITY

The last stage in the Configurable Logic Cell is the output polarity. Setting the POL bit of the CLCxPOL register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

REGISTER 27-3: CLCxSEL0: GENERIC CLCx DATA 0 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—		D1S<5:0>				
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D1S<5:0>: CLCx Data1 Input Selection bits See Table 27-1.

REGISTER 27-4: CLCxSEL1: GENERIC CLCx DATA 1 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		D2S<5:0>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D2S<5:0>: CLCx Data 2 Input Selection bits See Table 27-1.

See Table 27-1.

REGISTER 27-5: CLCxSEL2: GENERIC CLCx DATA 2 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
_	—		D3S<5:0>						
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplement	ted bit, read as '0'				
u = Bit is unchange	it is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets								
'1' = Bit is set		'0' = Bit is cleared							

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D3S<5:0>: CLCx Data 3 Input Selection bits See Table 27-1.

REGISTER 27-6: CLCxSEL3: GENERIC CLCx DATA 3 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	—			D4S	6<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 D4S<5:0>: CLCx Data 4 Input Selection bits See Table 27-1.

33.4.3.3 Slave operation in 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '11110A9A80'. A9 and A8 are the two MSb of the 10-bit address. The first byte is compared with the value in I2CxADR1 and I2CxADR3 registers. After the high byte is acknowledged, the low address byte is clocked in and all eight bits are compared to the low address value in the I2CxADR0 and I2CxADR2 registers. A high and low address match as a write request is required at the start of all 10-bit addressing communication. To initiate a read, the Master needs to issue a Restart once the slave is addressed and clock in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. The SMA (slave active) bit is set only when both the high and low address bytes match.

Note:	All seven bits of the received high address							
	are compared to the values in the							
	I2CxADR1 and I2CxADR3 registers. The							
	five-bit '11110' high address format is not							
	enforced by module hardware. It is up to							
	the user to configure these bits correctly.							

33.4.3.4 Slave Reception (10-bit Addressing Mode)

This section describes the sequence of events for the I^2C module configured as an I^2C slave in 10-bit Addressing mode and is receiving data. Figure 33-11 is used as a visual reference for this description.

- Master asserts Start condition (can also be a restart) on the bus. Start condition Interrupt Flag (SCIF) in I2CxPIR register is set. If Start condition interrupt is enabled (SCIE bit is set), generic interrupt I2CxIF is set.
- 2. Master transmits high address byte with R/W = 0.
- 3. The received high address is compared with the values in I2CxADR1 and I2CxADR3 registers.
- If high address matches; R/W is copied to R/W bit, D/A bit is cleared, high address data is copied to I2CxADB1. If the address does not match; module becomes idle.
- 5. If Address hold interrupt is enabled (ADRIE = 1), CSTR is set. I2CxIF is set.
- Slave software can read high address from I2CxADB1 and set/clear ACKDT before releasing SCL.
- 7. ACKDT value is copied out to SDA for ACK pulse. SCL line is released by clearing CSTR.
- 8. Master sends ninth SCL pulse for ACK
- 9. Slave can force a NACK at this point due to previous error not being cleared. E.g. Receive buffer overflow or transmit buffer underflow errors. In these cases the Slave hardware forces

a NACK and the module becomes idle.

- 10. Master transmits low address data byte
- 11. If the low address matches; SMA is set, ADRIF is set, R/W is copied to R/W bit, D/A bit is cleared, low address data is copied to I2CxADB0, and ACTDT is copied to SDA. If the address does not match; module becomes idle.
- 12. If address hold interrupt is enabled, the CSTR bit is set as mentioned in step 6. Slave software can read low address byte from I2CxADB0 register and change ACKDT value before releasing SCL.
- 13. Master sends ninth SCL pulse for ACK.
- 14. If the Acknowledge interrupt and hold is enabled (ACKTIE = 1), CSTR is set, I2CxIF is set.
- 15. Slave software can read address from I2CxADB0 and I2CxADB1 registers and change the value of ACKDT before releasing SCL by clearing CSTR.
- 16. Master sends first seven SCL pulses of the data byte or a Stop condition (in the case of NACK).
- 17. If Stop condition; PCIF in I2CxPIR register is set, module becomes idle.
- If the receive buffer is full from the previous transaction i.e. RXBF = 1 (I2CxRXIF = 1), CSTR is set. Slave software must read data out of I2CxRXB to resume communication.
- Master sends eighth SCL pulse of the data byte. D/A bit is set, WRIF is set. I2CxRXB is loaded with new data, RXBF bit is set.
- 20. If Data write interrupt and hold is enabled (WRIE = 1), CSTR is set, I2CxIF is set. Slave software can read data from I2CxRXB and set/ clear ACKDT before releasing SCL by clearing CSTR.
- 21. If I2CxCNT = 0, the ACKCNT value is output to the SDA; else, the ACKDT value is used and the value of I2CxCNT is decremented.
- 22. Master sends SCL pulse for ACK.
- 23. If I2CxCNT = 0, CNTIF is set.
- 24. If the response was a NACK; NACKIF is set, module becomes idle.
- 25. If ACKTIE = 1, CSTR is set, I2CxIF is set. Slave software can read data from I2CxRXB clearing RXBF; before releasing SCL by clearing CSTR
- 26. Go to step 16.

asserting the Start condition. The action of the SDA being driven low while SCL is high is the Start condition,

causing the SCIF bit to be set. One TSCL later the SCL

is asserted low, ending the start sequence. Figure 33-

15 shows the Start condition timing.

33.5.5 I²C MASTER MODE START CONDITION TIMING

The user can initiate a Start condition by either writing to the Start bit (S) of the I2CxCON0 register or by writing to the I2CxTXB register based on the ABD bit setting. Master hardware waits for BFRE = 1, before

FIGURE 33-15: START CONDITION TIMING



33.5.6 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the Start bit of the I2CxCON0 register is set and the master module is waiting from a Restart clock stretch event (RSEN = 1 and I2CxCNT = 0).

When the Start bit is set, the SDA pin is released high for TscL/2. Then the SCL pin is released floated high) for TscL/2. If the SDA pin is detected low, bus collision flag (BCLIF) is set and the master goes idle. If SDA is detected high, the SDA pin will be pulled low (Start condition) for TscL. Last, SCL is asserted low and I2CxADB0/1 is loaded into the shift register. As soon as a Restart condition is detected on the SDA and SCL pins, the RSCIF bit is set. Figure 33-16 shows the timings for repeated Start Condition.

PIC18(L)F26/27/45/46/47/55/56/57K42

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
ADR14	ADR13	ADR12	ADR11	ADR10 ADR9 ADR8		ADR8	—
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	_
bit 7							bit 0

REGISTER 33-15: I2CXADR3: I²C ADDRESS 3 REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set HC = Hardware clear

bit 7-0 ADR<7-0>: Address 3 bits

MODE<2:0> = 000 | 110 - 7-bit Slave/Multi-Master Modes

ADR<7:1>:7-bit Slave Address

ADR<0>: Unused in this mode; bit state is a don't care

MODE<2:0> = 001 | 111 - 7-bit Slave/Multi-Master Mode with Masking

MSK1<7:1>:7-bit Slave Address

MSK1<0>: Unused in this mode; bit state is a don't care

MODE<2:0> = 010 - 10-Bit Slave Mode

ADR<14-10>:Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, these bit values are compared by hardware to the received data to determine a match. It is up to the user to set these bits as '11110'
ADR<9-8>:Two Most Significant bits of 10-bit address

MODE<2:0> = 011 - 10-Bit Slave Mode with Masking

MSK0<14-8>:The received address byte, bit *n*, is compared to I2CxADR0 to detect I²C address match

PIC18(L)F26/27/45/46/47/55/56/57K42

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
3F66h	PWM7CON	EN	_	OUT	POL	_	—	—	—	358
3F65h	PWM7DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	360
3F65h	PWM7DCH				D	С				360
3F64h	PWM7DCL	DC1	DC0	—	—	—	—	—	—	360
3F64h	PWM7DCL	DC		—	—	—	—	—	—	360
3F63h	—				Unimple	emented				
3F62h	PWM8CON	EN	_	OUT	POL	—	—	—	—	358
3F61h	PWM8DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	360
3F61h	PWM8DCH				D	С				360
3F60h	PWM8DCL	DC1	DC0	—	—	—	—	_	—	360
3F60h	PWM8DCL	D	С	_	_	_	—		_	360
3F5Fh	CCPTMRS1	P8T	SEL	P7T	SEL	P6	TSEL	P5	TSEL	359
3F5Eh	CCPTMRS0	C4T	SEL	C3T	SEL	C2 ⁻	TSEL	C1	TSEL	359
3F5Dh - 3F5Bh	—				Unimple	emented				
3F5Ah	CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	428
3F59h	CWG1AS1	—	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	430
3F58h	CWG1AS0	SHUTDOWN	REN	LS	BD	LS	SAC	—	—	429
3F57h	CWG1CON1	—		IN	—	POLD	POLC	POLB	POLA	425
3F56h	CWG1CON0	EN	LD	—	—	—		MODE		424
3F55h	CWG1DBF	—	_				DBF			431
3F54h	CWG1DBR	—	_				DBR			431
3F53h	CWG1ISM	—	_	—	—			IS		427
3F52h	CWG1CLK	—	_	—	—	—	—	—	CS	426
3F51h	CWG2STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	428
3F50h	CWG2AS1	—	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	430
3F4Fh	CWG2AS0	SHUTDOWN	REN	LS	BD	LS	SAC	—	—	429
3F4Eh	CWG2CON1	—		IN	—	POLD	POLC	POLB	POLA	425
3F4Dh	CWG2CON0	EN	LD	—	—	—		MODE		424
3F4Ch	CWG2DBF	—	_				DBF			431
3F4Bh	CWG2DBR	—					DBR			431
3F4Ah	CWG2ISM	—	_	—	—			IS		427
3F49h	CWG2CLK	—	_	—	_	_	_		CS	426
3F48h	CWG3STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	428
3F47h	CWG3AS1	—	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	430
3F46h	CWG3AS0	SHUTDOWN	REN	LS	BD	LS	SAC	—	—	429
3F45h	CWG3CON1	—	_	IN	—	POLD	POLC	POLB	POLA	425
3F44h	CWG3CON0	EN	LD	—	—	—		MODE		424
3F43h	CWG3DBF	—					DBF			431
3F42h	CWG3DBR	—					DBR			431
3F41h	CWG3ISM	—		—	_			IS		427
3F40h	CWG3CLK	—		—	—	—	_	—	CS	426
3F3Fh	NCO1CLK		PWS		—		0	CKS		454
3F3Eh	NCO1CON	EN	_	OUT	POL	—	—	—	PFM	453
3F3Dh	NCO1INCU				IN	IC				457
3F3Ch	NCO1INCH				IN	IC				456
3F3Bh	NCO1INCL				IN	IC				456

TABLE 42-1:REGISTER FILE SUMMARY FOR PIC18(L)F26/27/45/46/47/55/56/57K42 DEVICES

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Unimplemented in LF devices.

2: Unimplemented in PIC18(L)F26/27K42.

3: Unimplemented on PIC18(L)F26/27/45/46/47K42 devices.

4: Unimplemented in PIC18(L)F45/55K42.

TABLE 44-17: COMPARATOR SPECIFICATIONS

<mark>Operating Conditions (unless otherwise stated)</mark> VDD = 3.0V, TA = 25°C								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments	
CM01	VIOFF	Input Offset Voltage	_	_	±40	mV		
CM02	VICM	Input Common Mode Range	GND	—	Vdd	V		
CM03	CMRR	Common Mode Input Rejection Ratio	_	50	_	dB		
CM04	VHYST	Comparator Hysteresis	10	25	40	mV		
CM05	TRESP ⁽¹⁾	Response Time, Rising Edge	_	300	900	ns		
		Response Time, Falling Edge	_	220	500	ns	\sim	

These parameters are characterized but not tested.

Response time measured with one comparator input at VDD/2, while the other input transitions from VSs to VDD.
 A mode change includes changing any of the control register values, including module enable.

TABLE 44-18: 5-BIT DAC SPECIFICATIONS

Standard O VDD = 3.0V,	perating Co Ta = 25°C	nditions (unless otherwis	e stated)			\langle	
Param No.	Sym.	Characteristics	Min.	typ.	Max	Units	Comments
DSB01	VLSB	Step Size	—	(VDACREF+ -VDACREF-)) 32	-	V	
DSB01	VACC	Absolute Accuracy	- /		± 0.5	LSb	
DSB03*	RUNIT	Unit Resistor Value	_ \	5000	—	Ω	
DSB04*	Tst	Settling Time ⁽¹⁾	$\langle \rangle$	$\Box \Box \overline{\Box}$	10	μS	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Settling time measured while DACR<4:0> transitions from '00000' to '01111'.

TABLE 44-19: FIXED VOLTAGE REFERENCE, (FVR) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
FVR01	VFVR1	1x Gain (1.024V)	-4	—	+4	%	VDD \ge 2.5V, -40°C to 85°C		
FVR02	VFVR2	2x Gain (2.048V)	-4	—	+4	%	VDD \geq 2.5V, -40°C to 85°C		
FVR03	VFVR4	4x Gain (4.096V)	-5	—	+5	%	VDD \geq 4.75V, -40°C to 85°C		
FVR04	TFVRST	FVR Start-up Time	1	25	_	us			

TABLE 44-20: ZERO-CROSS DETECT (ZCD) SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C											
Param. No.	Sym.	Characteristics	Min	Тур†	Мах	Units	Comments				
ZC01	VPINZC	Voltage on Zero Cross Pin	_	0.75	_	V					
ZC02	ZCD_MAX	Maximum source or sink current			600	μA					
ZC03	TRESPH	Response Time, Rising Edge		1	_	μS					
	TRESPL	Response Time, Falling Edge		1	_	μS					

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Package Marking Information (Continued)



	V						
	ř	rear code (last digit of calendar year)					
	YY Year code (last 2 digits of calendar year)						
	WW	Week code (week of January 1 is week '01')					
	NNN	Alphanumeric traceability code					
	(e3)	Pb-free JEDEC [®] designator for Matte Tin (Sn)					
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))					
		can be found on the outer packaging for this package.					
Note:	In the event the full Microchip part number cannot be marked on one line, it will						
	be carried over to the next line, thus limiting the number of available						
	characters for customer-specific information.						

© 2017 Microchip Technology Inc.

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	48			
Pitch	е	0.40 BSC			
Overall Height	A	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	4.45	4.60	4.75	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.45	4.60	4.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2