

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45k42-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 PIC18 CPU

This family of devices contains a PIC18 8-bit CPU core based on the modified Harvard architecture. The PIC18 CPU supports:

- System Arbitration, which decides memory access allocation depending on user priorities
- Vectored Interrupt capability with automatic two level deep context saving
- 31-level deep hardware stack with overflow and underflow reset capabilities
- Support Direct, Indirect, and Relative Addressing modes
- 8x8 Hardware Multiplier



REGISTER 14-3: CRCDATH: CRC DATA HIGH BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x			
DATA<15:8>										
bit 7							bit 0			
Legend:										
R = Readable bit	:	W = Writable I	bit	U = Unimplei	mented bit, read	l as '0'				
u = Bit is unchan	u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all oth					other Resets				

bit 7-0 DATA<15:8>: CRC Input/Output Data bits

'1' = Bit is set

REGISTER 14-4: CRCDATL: CRC DATA LOW BYTE REGISTER

'0' = Bit is cleared

R/W-xx	R/W-x/x							
DATA<7:0>								
bit 7 bit (

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **DATA<7:0>**: CRC Input/Output Data bits Writing to this register fills the shifter.

REGISTER 14-5: CRCACCH: CRC ACCUMULATOR HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
ACC<15:8>									
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ACC<15:8>: CRC Accumulator Register bits

REGISTER 21-5: TMRxL: TIMERx LOW BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			TMR>	(L<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	nented bit, read	1 as '0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value at POR and BOR/Value at all other F			
'1' = Bit is set		'0' = Bit is clear	red				

bit 7-0 TMRxL<7:0>:Timerx Low Byte bits

REGISTER 21-6: TMRxH: TIMERx HIGH BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x		
TMRxH<7:0>									
bit 7 b									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TMRxH<7:0>:Timerx High Byte bits

22.5.4 LEVEL-TRIGGERED HARDWARE LIMIT MODE

In the level triggered Hardware Limit Timer modes the counter is reset by high or low levels of the external signal TMR2_ers, as shown in Figure 22-7. Selecting MODE<4:0> = 00110 will cause the timer to reset on a low level external signal. Selecting MODE<4:0> = 00111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMR2_ers = 1. ON is controlled by BSF and BCF instructions. When ON=0 the external signal is ignored.

When the CCP uses the timer as the PWM time base then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the T2PR value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the T2PR match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse width value. If the external Reset signal goes true while the PWM output is high then the PWM output will remain high until the Reset signal is released allowing the timer to count up to match the CCPRx value.



	Rev. 10.00/98C 912295
MODE	0b00111
TMRx_clk	
TxPR	5
Instruction ⁽¹⁾ -	BSF BSF
ON	
TMRx_ers	
TxTMR	$0 \begin{pmatrix} 1 \\ 2 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 5 \\ 0 \\ 1 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ \end{pmatrix} \\ \begin{pmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 1 \\ 2 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1$
TMRx_postscaled	
PWM Duty Cycle	3
PWM Output	
Note 2	BSF and BCF represent Bit-Set File and Bit-Clear File instructions executed by the CPU to set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
T2PR Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 23-2:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

TABLE 23-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
T2PR Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

23.4.7 OPERATION IN SLEEP MODE

In Sleep mode, the T2TMR register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, T2TMR will continue from its previous state.

23.4.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 7.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

23.4.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.





27.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

27.1.1 DATA SELECTION

There are 32 signals available as inputs to the configurable logic. Four 32-input multiplexers are used to select the inputs to pass on to the next stage.

Data selection is through four multiplexers as indicated on the left side of Figure 27-2. Data inputs in the figure are identified by a generic numbered input name.

Table 27-1 correlates the generic input name to the actual signal for each CLC module. The column labeled 'DyS<4:0> Value' indicates the MUX selection code for the selected data input. DyS is an abbreviation for the MUX select input codes: D1S<4:0> through D4S<4:0>.

Data inputs are selected with CLCxSEL0 through CLCxSEL3 registers (Register 27-3 through Register 27-6).

Note: Data selections are undefined at power-up.

29.10 Register Definitions: ZCD Control

R/W-0/0	U-0	R-x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
SEN	—	OUT	POL	—	_	INTP	INTN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	SEN: Zero-Cr This bit is igno 1= Zero-cro 0= Zero-cro	oss Detect So ored when ZCI oss detect is er oss detect is di	ftware Enable DSEN configui nabled. sabled. ZCD p	bit ration bit is se in operates ac	t. ccording to PP	S and TRIS conf	rols.
bit 6	Unimplement	ted: Read as '	0'				
bit 5	OUT: Zero-Cro	oss Detect Da	ta Output bit				
	$\frac{\text{ZCDPOL bit}}{1 = \text{ZCD pin is}}$ $0 = \text{ZCD pin is}$ $\frac{\text{ZCDPOL bit}}{1 = \text{ZCD pin is}}$ $0 = \text{ZCD pin is}$	 <u>0</u>: s sinking curre s sourcing curre <u>1</u>: s sourcing curre s sinking curre 	nt rent rent nt				
bit 4	POL: Zero-Cr	oss Detect Po	larity bit				
	1 = ZCD logic 0 = ZCD logic	output is inve output is not i	rted nverted				
bit 3-2	Unimplement	ted: Read as '	0'				
bit 1	INTP: Zero-Ci	ross Detect Po	sitive-Going E	Edge Interrupt	Enable bit		
	1 = ZCDIF bit 0 = ZCDIF bit	is set on low-fis unaffected	o-high ZCD_o by low-to-high	utput transitio ZCD_output t	n ransition		
bit 0	INTN: Zero-Cu 1 = ZCDIF bit 0 = ZCDIF bit	ross Detect Ne is set on high- is unaffected	egative-Going -to-low ZCD_o by high-to-low	Edge Interrup output transitio ZCD_output t	t Enable bit n ransition		

REGISTER 29-1: ZCDCON: ZERO-CROSS DETECT CONTROL REGISTER

TABLE 29-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE ZCD MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
ZCDCON	SEN	—	OUT	POL	—	_	INTP	INTN	462

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the ZCD module.

The Master process is started by writing the PID to the UxP1L register when UxP2 is '0' and the UART is idle. The UxTXIF will not be set in this case. Only the six Least Significant bits of UxP1L are used in the PID transmission.

The two Most Significant bits of the transmitted PID are PID parity bits. PID<6> is the exclusive-or of PID bits 0,1,2,and 4. PID<7> is the inverse of the exclusive-or of PID bits 1,3,4,and 5.

The UART calculates and inserts these bits in the serial stream.

Writing UxP1L automatically clears the UxTXCHK and UxRXCHK registers and generates the Break, delimiter bit, Sync character (55h), and PID transmission portion of the transaction. The data portion of the transaction that follows, if there is one, is a Slave process. See Section 31.5.2 "LIN Slave Mode" for more details of that process. The Master receives it's own PID when RXEN is set. Software performs the Slave process corresponding to the PID that was sent and received. Attempting to write UxP1L before an active master process is complete will not succeed. Instead, the TXWRE bit will be set.

31.5.2 LIN SLAVE MODE

LIN Slave mode is configured by the following settings:

- MODE<3:0> = 1011
- TXEN = 1
- **RXEN =** 1
- UxP2 = Number of data bytes to transmit
- UxP3 = Number of data bytes to receive
- UxBRGH:L = Value to achieve default baud rate
- TXPOL = 0 (for high Idle state)
- STP = desired Stop bits selection
- C0EN = desired checksum mode
- RxyPPS = TX pin selection code
- TX pin TRIS control = 0
- ON = 1

The Slave process starts upon detecting a Break on the RX pin. The Break clears the UxTXCHK, UxRXCHK, UxP2, and UxP3 registers. At the end of the Break, the auto-baud circuity is activated and the baud rate is automatically set using the Sync character following the Break. The character following the Sync character is received as the PID code and is saved in the receive FIFO. The UART computes the two PID parity bits from the six Least Significant bits of the PID. If either parity bit does not match the corresponding bit of the received PID code, the PERIF flag is set and saved at the same FIFO location as the PID code. The UxRXIF bit is set indicating that the PID is available.

Software retrieves the PID by reading the UxRXB register and determines the Slave process to execute from that. The checksum method, number of data bytes, and whether to send or receive data, is defined by software according to the PID code.

31.5.2.1 LIN Slave Receiver

When the Slave process is a receiver, the software performs the following tasks:

- UxP3 register is written with a value equal to the number of data bytes to receive.
- C0EN bit is set or cleared to select the appropriate checksum. This must be completed before the Start bit of the checksum byte is received.
- Each byte of the process response is read from UxRXB when UxRXIF is set.

The UART updates the checksum on each received byte. When the last data byte is received, the computed checksum total is stored in the UxRXCHK register. The next received byte is saved in the receive FIFO and added with the value in UxRXCHK. The result of this addition is not accessible. However, if the result is not all '1's, the CERIF bit in the UxERRIR is set. The CERIF flag persists until cleared by software. Software needs to read UxRXB to remove the checksum byte from the FIFO, but the byte can be discarded if not needed for any other purpose.

After the checksum is received, the UART ignores all activity on the RX pin until a Break starts the next transaction.

31.5.2.2 LIN Slave Transmitter

When the Slave process is a transmitter, software performs the following tasks in the order shown:

- UxP2 register is written with a value equal to the number of bytes to transmit. This will enable TXIF flag which is disabled when UxP2 is '0'.
- COEN bit is set or cleared to select the appropriate checksum
- · Inter-byte delay is performed
- Each byte of the process response is written to UxTXB when UxTXIF is set

The UART accumulates the checksum as each byte is written to UxTXB. After the last byte is written, the UART stores the calculated checksum in the UxTXCHK register and transmits the inverted result as the last byte in the response.

The TXIF flag is disabled when UxP2 bytes have been written. Any writes to UxTXB that exceed the UxP2 count will be ignored and set the TXWRE flag in the UxFIFO register.

33.4.3.5 Slave Transmission (10-bit Addressing Mode)

This section describes the sequence of events for the I^2C module configured as an I^2C slave in 10-bit Addressing mode and is transmitting data. Figure 33-12 is used as a visual reference for this description.

- Master asserts Start condition (can also be a restart) on the bus. Start condition Interrupt Flag (SCIF) in I2CxPIR register is set. If Start condition interrupt is enabled (SCIE bit is set), generic interrupt I2CxIF is set.
- 2. Master transmits high address byte with R/W = 0.
- 3. The received high address is compared with the values in I2CxADR1 and I2CxADR3 registers.
- If high address matches; R/W is copied to R/W bit, D/A bit is cleared, high address data is copied to I2CxADB1. If the address does not match; module becomes idle.
- 5. If Address hold interrupt is enabled (ADRIE = 1), CSTR is set. I2CxIF is set.
- Slave software can read high address from I2CxADB1 and set/clear ACKDT before releasing SCL.
- 7. ACKDT value is copied out to SDA for ACK pulse. SCL line is released by clearing CSTR.
- 8. Master sends ninth SCL pulse for ACK.
- 9. Slave can force a NACK at this point due to previous error not being cleared. E.g. Receive buffer overflow or transmit buffer underflow errors. In these cases the Slave hardware forces a NACK and the module becomes idle.
- 10. Master transmits low address data byte.
- 11. If the low address matches; SMA is set, ADRIF is set, R/W is copied to R/W bit, D/A bit is cleared, low address data is copied to I2CxADB0, and ACTDT is copied to SDA. If the address does not match; module becomes idle.
- 12. If address hold interrupt is enabled, the CSTR bit is set as mentioned in step 6. Slave software can read low address byte from I2CxADB0 register and change ACKDT value before releasing SCL.
- 13. Master sends 9th SCL pulse for ACK.
- 14. If the Acknowledge interrupt and hold is enabled (ACKTIE = 1), CSTR is set, I2CxIF is set.
- 15. Slave software can read address from I2CxADB0 and I2CxADB1 registers and change the value of ACKDT before releasing SCL by clearing CSTR.
- Master asserts Restart condition (cannot be Start) on the bus. Restart Condition Interrupt Flag (RSCIF) is set. If the Restart Condition Interrupt is enabled, generic interrupt I2CxIF is set.
- 17. Master transmits high address byte with R/W = 1.

- If SMA = 1, and if high address matches; R/W is copied to R/W bit, D/A bit is cleared, high address data is copied to I2CxADB1, and ACTDT is output to SDA. If the address does not match or SMA = 0; module become idle.
- If ADRIE = 1, CSTR is set. I2CIF is set. Slave software can read address from I2CxADB0/1 and set/clear ACKDT. The ACKDT value is copied out to SDA. SCL is released by clearing CSTR bit.
- 20. If TXBE = 1 and I2CCNT!= 0 (I2CTXIF = 1), CSTR is set. Slave software must load data into I2CxTXB to release SCL.
- 21. Master sends SCL pulse for ACK. If I2CCNT = 0, CNTIF is set.
- 22. If NACK; NACKIF is set, slave goes idle.
- 23. If ACKTIE = 1, CSTR is set, I2CIF is set. Slave software can read address from I2CxADB0/1 before releasing SCL by clearing CSTR.
- 24. Master sends eight SCL pulses to clock out data.
- 25. Go to step 20.

bit 3	 MDR: Master Data Request (Master pause) 1 = Master state mechine pauses until data is read/written to proceed (SCL is output held low) 0 = Master clocking of data is enabled. 						
	<u>MMA = 1 & RXBF = 1</u> pause_for_rx - Set by hardware on 7th falling SCL edge - User must read from I2CRXB to release SCL <u>MMA = 1 & TXBE = 1 & I2CCNT!= 0</u> pause_for_tx - Set by hardware on 8th falling SCL edge - User must write to I2CTXB to release SCL <u>ADB = 1</u> - I2CCNT is ignored for the high and low address in 10-bit mode pause_for_restart - Set by hardware on 9th falling SCL edge <u>RSEN = 1 & MMA = 1 & I2CCNT = 0 ACKSTAT = 1</u>						
bit 2-0	$\begin{aligned} \text{MODE<2:0>:} \ \text{I}^2\text{C} \text{ Mode Select bits} \\ 111 = \ \text{I}^2\text{C} \text{ Muti-Master mode (SMBus 2.0 Host), } ^{(5)} \\ \text{Works as both mode<2:0> = 001 and mode<2:0> = 100} \\ 110 = \ \text{I}^2\text{C} \text{ Muti-Master mode (SMBus 2.0 Host), } ^{(5)} \\ \text{Works as both mode<2:0> = 000 and mode<2:0> = 100} \\ 101 = \ \text{I}^2\text{C} \text{ Master mode, 10-bit address} \\ 100 = \ \text{I}^2\text{C} \text{ Master mode, 10-bit address} \\ 101 = \ \text{I}^2\text{C} \text{ Slave mode, one 10-bit address with masking} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, two 10-bit address} \\ 011 = \ \text{I}^2\text{C} \text{ Slave mode, two 7-bit address with masking} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, two 7-bit address with masking} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 010 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 000 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} \text{ Slave mode, four 7-bit address} \\ 00 = \ \text{I}^2\text{C} Slave mode, four 7-bit $						
Note 1: 2: 3: 4:	SDA and SCL pins must be configured for open-drain with internal or external pull-up SDA and SCL pins must be selected as both input and output in PPS CSTR can be set by more than one hardware source, all sources must be addressed by user software before the SCL line is released. CSTR is a module status bit, and does not show the true bus state. SMA is set on the same SCL edge as CSTR for a matching received address						

- 5: In this mode, ADRIE should be set, this allows an interrupt to clear the BCLIF condition and allow the ACK of matching address.
- 6: In 10-bit Slave mode, when ADB = 1, CSTR will set when the high address has not been read out of I2CxRXB before the low address is shifted in.

REGISTER 33-5: I2CxBTO: I²C BUS TIMEOUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—	—	_			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set HC = Hardware clear

bit 7-3	Unimplemented: Read as '0'

bit 2-0

Г

BTO<2:0>: I²C Bus Timeout Selection bits

BTO<2:0>	I ² Cx Bus Timeout Selection
111	CLC4OUT
110	CLC3OUT
101	CLC2OUT
100	CLC1OUT
011	TMR6 post scaled output
010	TMR4 post scaled output
001	TMR2 post scaled output
000	Reserved

R/W-1	U-0						
ADR14	ADR13	ADR12	ADR11	ADR10	ADR9	ADR8	_
bit 7							bit 0
R/W-1	U-0						
ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	_
bit 7							bit 0

REGISTER 33-13: I2CxADR1: I²C ADDRESS 1 REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Hardware set HC = Hardware clear

bit 7-1 **ADR[7-1]:** Address or Divider bits

MODE<2:0> = 000 | 110 - 7-bit Slave/Multi-Master Modes ADR<7:1>:7-bit Slave Address

ADR<0>: Unused in this mode; bit state is a don't care

MODE<2:0> = 001 | 111 - 7-bit Slave/Multi-Master modes w/Masking

MSK0<7:1>:7-bit Slave Address

MSK0<0>: Unused in this mode; bit state is a don't care

MODE<2:0> = 01x - 10-bit Slave Modes

ADR<14-10>:Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, these bit values are compared by hardware to the received data to determine a match. It is up to the user to set these bits as '11110'.
 ADR<9-8>:Two Most Significant bits of 10-bit address

bit 0 Unimplemented: Read as '0'.

© 2017 Microchip Technology Inc.

TABLE 41-1. C	FCODE FIELD DESCRIFTIONS (CONTINUED)
Field	Description
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

TABLE 41-1: OPCODE FIELD DESCRIPTIONS (CONTINUED)

FIGURE 41-1: General Format for Instructions (1/2)

Byte-oriented file register operations	Example Instruction			
15 10 9 8 7 0 OPCODE d a f(FILE #)	ADDWF MYREG, W, B			
 d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 				
Byte to Byte move operations (2-word)				
15 12 11 0	MOURE MURECI MURECO			
	MOVFF MIREGI, MIREGZ			
1111 f (Destination FILE #)				
f = 12-bit file register address				
Byte to Byte move operations (3-word)				
15 4 3 0				
OPCODE FILE #	MOVFFL MYREG1, MYREG2			
15 12 11 0				
13 12 11 FILE #				
Bit-oriented file register operations				
<u>15 12 11 9 8 7 0</u>				
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B			
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 				
Literal operations				
15 8 7 0				
OPCODE k (literal)	MOVLW 7Fh			
k = 8-bit immediate value				

POP	Рор Тор	Pop Top of Return Stack		PUS	н	Push Top	Push Top of Return Stack			
Syntax:	POP			Synta	IX:	PUSH	PUSH			
Operands:	None			Operation	ands:	None				
Operation:	$(TOS) \rightarrow b$	it bucket		Oper	ation:	$(PC + 2) \rightarrow$	TOS			
Status Affected:	None			Statu	s Affected:	None				
Encoding:	0000	0000 000	00 0110	Enco	ding:	0000	0000 00	000 0101		
Description:	The TOS v stack and i then becor was pushe This instrue the user to stack to inc	alue is pulled of s discarded. The nes the previou d onto the retuction is provide properly mana corporate a sof	off the return ne TOS value us value that rn stack. d to enable uge the return tware stack.	Desc Word	ription: s:	The PC + 2 the return s value is pus This instruc software sta then pushin 1	is pushed or tack. The pre- shed down or tion allows in ack by modify g it onto the	nto the top of evious TOS in the stack. Inplementing a ving TOS and return stack.		
Words:	1			Cycle	S:	1				
Cycles:	1			QC	cle Activity:					
Q Cycle Activity	:				Q1	Q2	Q3	Q4		
Q1 Decode	Q2 No operation	Q3 POP TOS value	Q4 No operation		Decode	PUSH PC + 2 onto return stack	No operation	No operation		
Example:	POP GOTO	NEW		Exam	i <u>ple</u> : Before Instru	PUSH				
Before Instr TOS Stack (uction (1 level down)	= 0031A = 01433	2h 2h		TOS PC		= 345A = 0124	h h		
After Instruc TOS PC	ction	= 01433 = NEW	2h		After Instructi PC TOS Stack (1	on level down)	= 0126 = 0126 = 345A	h h h		

TSTFS	z	Test f, skip if 0						
Syntax:		TSTFSZ f {	a}					
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
Operatio	on:	skip if f = 0						
Status A	ffected:	None						
Encodin	ig:	0110	0110 011a ffff ffff					
Description:If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. 								
	e Activity:	by a	a 2-word instr	uction.				
Q Oyon	Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
If skip:	01	02	02	04				
	Q1 No	Q2	Q3 No	Q4				
	operation	operation	operation	operation				
If skip a	and followed	d by 2-word in	struction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	No	No	No	No				
operation		operation	operation	operation				
Example	Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :							
Be	fore Instruc	tion						
Aft	PC = Address (HERE) After Instruction If CNT = 00h, PC = Address (ZERO)							
	PC	≠ 00 = Ad	Address (NZERO)					

XOF	RLW	Exclusiv	Exclusive OR literal with W				
Synta	ax:	XORLW	k				
Oper	ands:	$0 \le k \le 25$	5				
Operation:		(W) .XOR	(W) .XOR. $k \rightarrow W$				
Status Affected:		N, Z	N, Z				
Enco	ding:	0000	1010	kkk	k	kkkk	
Desc	ription:	The conte the 8-bit li in W.	ents of W a iteral 'k'. Ti	are XC he res	DRe sult	d with is placed	
Word	ls:	1					
Cycles:		1					
Q Cycle Activity:							
	Q1	Q2	Q3			Q4	
	Decode	Read literal 'k'	Proces Data	SS I	W	rite to W	
<u>Exan</u>	nple:	XORLW	0AFh				
	Before Instruc	tion					

W = B5h After Instruction

W = 1Ah

© 2017 Microchip Technology Inc.

MOVS	F	Move Ind	exed to f	
Syntax:	:	MOVSF [z	z _s], f _d	
Operan	nds:	$0 \le z_s \le 12$ $0 \le f_d \le 409$	7 95	
Operati	ion:	((FSR2) + z	$(z_s) \rightarrow f_d$	
Status /	Affected:	None		
Encodiı 1st wor 2nd wo	ng: d (source) ord (destin.)	1110 1111	1011 Oz ffff ff	zz zzzz _s ff fff _d
		moved to d actual addr determined offset 'z _s ' in FSR2. The register is s 'f _d ' in the se can be any space (000 MOVSF has range to the memory (B everything	estination reg ess of the sou by adding the the first word address of the specified by th econd word. B where in the 4 h to FFFh). curtailed the 4 e lower 4 Kbyf anks 1 throug else, use MOV	to the value of f_d . The ince register is f_d . The ince register is e 7-bit literal to the value of e destination e 12-bit literal oth addresses 0096-byte data destination te space in h 15). For SFL.
Words:		2		
Cycles:		2		
Q Cyc	le Activity:			_
_	Q1	Q2	Q3	Q4
	Decode	source addr	source addr	source req
	Decode	No operation No dummy read	No operation	Write register 'f' (dest)
Exampl	<u>le</u> :	MOVSF	[05h], REG2	2
Be	efore Instruc FSR2 Contents of 85h REG2 ter Instructic FSR2 Contents of 85h	tion = 80 = 33 = 11 on = 80 = 33	h h h	

$\begin{array}{l} \text{DVSFL} \\ z_s \leq 12 \\ f_d \leq 16 \\ \text{SR2} + ne \\ \hline \\ 0000 \\ 1111 \\ 1111 \\ e conterved to ual adcermine set 'z_s' i \\ R2 (14 \\ \text{stination bit liter th addre th addre th addre th addre th addre the the th addre th addre the th addre th addre the th addre the the the th addre the the the the the the the the the th$	$[z_s], f_d$ $[z_s], f_d$ $[z_7]$ [383] $z_s) \rightarrow f_d$ 0000 xxzz ffff nts of the destinatio ress of th d by addin n the first bits). The n register al 'f_d' in the esses can lata space FL instruct U, TOSH n register, n,	0110 zzzz ffff source reg n register e source r ng the 7-bi word to the address c is specifie- te second be anywh e (0000h to to canno or TOSL a If the resu ts to an in the value	0010 zz_sff $ffff_d$ gister are f_d '. The egister is t literal e value of of the d by the word. ere in the o 3FFFh). ot use the as the ultant iddirect returned
$z_s \le 12$ $f_d \le 16$ $SR2) + ne$ 20000 1111 1111 e conterved to ual addreset 'z_s' i R2 (14 stination bit liter th addre Kbyte ce MOVS stination urce ad dressing be 00f	27 383 $z_s) \rightarrow f_d$ 0000 xxzz ffff ints of the destination ress of the destination ress of the d by addin n the first bits). The n register al 'f_d' in the esses can data space FL instruct U, TOSH n register, dress poir g register, h.	0110 zzzz ffff source reg n register 7- bi word to the address of is specifience second to be anywh e (0000h to to canno or TOSL a If the resu to an in the value	0010 zz_sff $ffff_d$ gister are egister is t literal e value of of the d by the word. ere in the o 3FFFh). ot use the as the ultant direct returned
SR2) + ne 0000 1111 1111 e conte ved to ual ador set 'z _s ' i R2 (14 stination bit liter th addro Kbyte c e MOVS stination urce ad dressing be 00f	$z_s) \rightarrow f_d$ 0000 xxxz ffff Ints of the destination ress of the destination ress of the d by addin n the first bits). The n register al 'f_d' in the esses can data space FL instruct U, TOSH n register, dress poin g register, h.	0110 zzzz ffff source reg n register e source r ng the 7-bi word to the address c is specifient the second be anywh e (0000h to to canno or TOSL a If the resunts to an int the value	$\begin{array}{c} 0010\\ zz_sff\\ ffff_d\\ \end{array}$
ne 0000 1111 1111 e conte ved to ual ado set 'z _s ' i R2 (14 stination bit liter th addr Kbyte c E L, TOS stination urce ad dressing be 00f	0000 xxxz ffff nts of the destinatio ress of th d by addin n the first bits). The n register al 'f _d ' in the esses can data space FL instruct U, TOSH n register, dress poin g register, n.	0110 zzzz ffff source reg n register e source r ng the 7-bi word to the address c is specifie e second be anywh e (0000h to to concerno or TOSL a If the resu ts to an in the value	0010 zz_sff $ffff_d$ gister are f_d '. The egister is t literal e value of of the d by the word. ere in the o 3FFFh). ot use the altant idirect returned
20000 1111 1111 e conte ved to ual ado termine set 'z _s ' i R2 (14 stination bit liter th addre Kbyte o e MOVS stination urce ad dressing be 00f	0000 xxxz ffff nts of the destinatio ress of th d by addin n the first bits). The the register al 'f _d ' in th esses can data space FL instruc U, TOSH n register, dress poir g register, h.	0110 zzzz ffff source reg n register e source r ng the 7-bi word to the address c is specifies e second be anywh e (0000h to ction canno or TOSL a If the resu the value	0010 zz_sff $ffff_d$ gister are egister is t literal e value of of the d by the word. ere in the o 3FFFh). ot use the as the ultant odirect returned
e conte ved to ual adc termine set 'z _s ' i R2 (14 stination bit liter th addro Kbyte c e MOVS stination urce ad dressin be 00f	nts of the destinatio ress of th d by addin n the first bits). The n register al 'f _d ' in th esses can data space FL instruc U, TOSH n register, dress poir g register, h.	source reg n register e source r ng the 7-bi word to the address c is specifie e second be anywh e (0000h to tion canno or TOSL a If the resu to an in the value	gister are f_d '. The egister is t literal e value of of the d by the word. ere in the o 3FFFh). ot use the as the ultant idirect returned
be 00h	1.		
Q1	Q2	Q3	Q4
ecode	No opera- tion	No operation	No operatior
ecode	Read register "z" (src.)	Process data	No operatior
ecode	No opera- tion No	No operation	Write register "f" (dest.)
	dummy read		
VSFL	[05h],	, REG2	
	ecode ecode	ecode Read register "z" (src.) ecode No opera- tion No dummy read	ecode Read register "z" (src.) ecode No opera- tion No dummy read VSFL [05h], REG2

Boloro motraotion	
FSR2 =	80h
Contents of 85h =	33h
REG2 =	11h
After Instruction	
FSR2 =	80h
Contents of 85h =	33h

46.0 PACKAGING INFORMATION

Package Marking Information



Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information or Microchip part number Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Leads	N	44				
Lead Pitch	е	0.80 BSC				
Overall Height	Α	1.20				
Standoff	A1	0.05	-	0.15		
Molded Package Thickness	A2	0.95	1.00	1.05		
Overall Width	E	12.00 BSC				
Molded Package Width E1 10.00 B			10.00 BSC			
Overall Length	D	D 12.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Width	b	0.30	0.37	0.45		
Lead Thickness	С	0.09	-	0.20		
Lead Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	θ	0° 3.5° 7°				

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076C Sheet 2 of 2



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Taiwan - Taipei Tel: 886-2-2508-8600

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 39-049-7625286 **Netherlands - Drunen**

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Tel: 63-2-634-9065

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Tel: 66-2-694-1351

Thailand - Bangkok