

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf47k42-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

С
18
$\tilde{}$
)F
26
S.
N
7
4
Ċ
14
9
X
4
7
ບົ
Ŭ
T
56
Ň
S
Ζ
X
4
N

Interrupt-on-Change

IOCC3 IOCC4

IOCC5

IOCC6

IOCC7

_

_

_

_

_

_

_

—

_

_

_

IOCE3

_

_

_

_

_

_

Basic

_

_

_

_

_

_

_

_

_

—

_

_

_ MCLR

VPP

_

_

Ŋ	40-Pin PDIP	44-Pin TQFP	40-Pin UQFN	44-Pin QFN	ADC	Voltage Reference	DAC	Comparators	Zero Cross Detect	I ² C	SPI	UART	MSD	Timers/SMT	CCP and PWM	CWG	CLC	NCO	Clock Reference (CLKR)
RC3	18	37	33	37	ANC3	_	_	_	_	SCL1 ^(3,4)	SCK1 ⁽¹⁾	_	_	T2IN ⁽¹⁾	_	_	_	_	_
RC4	23	42	38	42	ANC4	_	_	_	_	SDA1 ^(3,4)	SDI1 ⁽¹⁾	_	_	_	_	_	_	_	_
RC5	24	43	39	43	ANC5	_	_	_	_	_	_	_	_	T4IN ⁽¹⁾	_	_	_	_	_
RC6	25	44	40	44	ANC6	_	_	—	—	—	_	CTS1 ⁽¹⁾	_	—	—	—	—	—	—
RC7	26	1	1	1	ANC7	_	_	_	_	_	_	RX1 ⁽¹⁾		_	_	_	_	_	_
RD0	19	38	34	38	AND0	_	_	_	—	(4)	_	-	_	_	_	_	_	_	_
RD1	20	39	35	39	AND1	_	_	_	_	(4)	_	_	_	_	—	—	_	_	_
RD2	21	40	36	40	AND2	-	-	_	_	-	-	_	_	-	-	-	_	-	_
RD3	22	41	37	41	AND3	_	_	_	-	_	_	_	-	-	_	_	_	-	-
RD4	27	2	2	2	AND4	_	_	_	—	_	-	_	_	-	_	_	_	-	-
RD5	28	3	3	3	AND5	_	-	_	-	_	_		I	_	_	_	_	_	_
RD6	29	4	4	4	AND6	—	-	_	_	-	—	-		—	-	-	—	—	_
RD7	30	5	5	5	AND7	—	—	_	_	-	—	-		—	-	-	—	—	_
RE0	8	25	23	25	ANE0	—	-	_	—	_	_	—	-	—	_	_	—	—	—
RE1	9	26	24	26	ANE1	_	-	_	—	_	-	_	_	_	-	_	_	-	_
RE2	10	27	25	27	ANE2	—	-	—	—	_	-	_	_	—	_	_	—	-	—
RE3	1	18	16	18	—	-	_	—	-	—	—	-	_	—	—	—	—	—	—
VDD	11, 32	7, 28	7, 26	7, 28	_	—	—	_	-	_	_	_	_	—	_	_	—	_	_

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Note

_

2: All output signals shown in this row are PPS remappable.

_

_

40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

_

4: These pins can be configured for I²C and SMBTM 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

TABLE 2:

12, 31 6, 29 6, 27 6, 30

Vss

Table of Contents

1.0 Device Overview	
2.0 Guidelines for Getting Started with PIC18(L)F26/27/45/46/47/55/56/57K42 Microcontrollers	22
3.0 PIC18 CPU	
4.0 Memory Organization	32
5.0 Device Configuration	63
6.0 Resets	
7.0 Oscillator Module (with Fail-Safe Clock Monitor)	
8.0 Reference Clock Output Module	
9.0 Interrupt Controller	
10.0 Power-Saving Operation Modes	168
11.0 Windowed Watchdog Timer (WWDT)	
12.0 8x8 Hardware Multiplier	
13.0 Nonvolatile Memory (NVM) Control	
14.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner	
15.0 Direct Memory Access (DMA)	
16.0 /O Ports	
17.0 Peripheral Pin Select (PPS) Module	
18.0 Interrupt-on-Change	283
19.0 Peripheral Module Disable (PMD)	
20.0 Timer0 Module	296
21.0 Timer1/3/5 Module with Gate Control	302
22.0 Timer2/4/6 Module	
23.0Capture/Compare/PWM Module	
24.0 Pulse-Width Modulation (PWM)	
25.0Signal Measurement Timer (SMT)	
26.0 Complementary Waveform Generator (CWG) Module	403
27.0 Configurable Logic Cell (CLC)	
28.0 Numerically Controlled Oscillator (NCO) Module	
29.0 Zero-Cross Detection (ZCD) Module	
30.0 Data Signal Modulator (DSM) Module	
31.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support	472
32.0 Serial Peripheral Interface (SPI) Module	
33.0 I2C Module	
34.0 Fixed Voltage Reference (FVR)	594
35.0 Temperature Indicator Module	
36.0 Analog-to-Digital Converter with Computation (ADC2) Module	
37.0 5-Bit Digital-to-Analog Converter (DAC) Module	
38.0 Comparator Module	
39.0 High/Low-Voltage Detect (HLVD)	
40.0 In-Circuit Serial Programming™ (ICSP™)	
41.0 Instruction Set Summary	
42.0 Register Summary	
43.0 Development Support	
44.0 Electrical Specifications	
45.0 DC and AC Characteristics Graphs and Tables	
46.0 Packaging Information	

4.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 microcontroller devices:

- Program Flash Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate buses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Program Flash Memory and Data EEPROM Memory is provided in Section 13.0 "Nonvolatile Memory (NVM) Control".

4.1 Program Flash Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2 Mbyte program memory space. Accessing any unimplemented memory will return all '0's (a NOP instruction).

These devices contain the following:

- PIC18(L)F45/55K42: 32 Kbytes of Flash memory, up to 16,384 single-word instructions
- PIC18(L)F26/46/56K42: 64 Kbytes of Flash memory, up to 32,768 single-word instructions
- PIC18(L)F27/47/57K42: 128 Kbytes of Flash memory, up to 65,536 single-word instructions

The Reset vector for the device is at address 00000h. PIC18(L)F26/27/45/46/47/55/56/57K42 devices feature a vectored interrupt controller with a dedicated interrupt vector table in the program memory, see Section 9.0 "Interrupt Controller".

Note: For memory information on this family of devices, see Table 4-1 and Table 4-3.

4.2 Memory Access Partition (MAP)

Program Flash memory is partitioned into:

- Application Block
- Boot Block, and
- Storage Area Flash (SAF) Block

4.2.1 APPLICATION BLOCK

Application block is where the user's program resides by default. Default settings of the configuration bits (BBEN = 1 and $\overline{SAFEN} = 1$) assign all memory in the program Flash memory area to the application block. The WRTAPP configuration bit is used to protect the application block.

4.2.2 BOOT BLOCK

Boot block is an area in program memory that is ideal for storing bootloader code. Code placed in this area can be executed by the CPU. The boot block can be write-protected, independent of the main application block. The Boot Block is enabled by the BBEN bit and size is based on the value of the BBSIZE bits of Configuration word (Register 5-7), see Table 5-1 for boot block sizes. The WRTB Configuration bit is used to write-protect the Boot Block.

4.2.3 STORAGE AREA FLASH

Storage Area Flash (SAF) is the area in program memory that can be used as data storage. SAF is enabled by the SAFEN bit of the Configuration word in Register 5-7. If enabled, the code placed in this area cannot be executed by the CPU. The SAF block is placed at the end of memory and spans 128 Words. The WRTSAF Configuration bit is used to write-protect the Storage Area Flash.

Note: If write-protected locations are written to, memory is not changed and the WRERR bit defined in Register 13-1 is set.

TABLE 4-10: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F26/27/45/46/47/55/56/57K42 DEVICES BANK 57

0
201
2016-201
17
Microchip
Technology
n

39FFh	_	39DFh	OSCFRQ	39BFh	_	399Fh	_	397Fh	_	395Fh	WDTU	393Fh	_	391Fh	_
39FEh	_	39DEh	OSCTUNE	39BEh	_	399Eh	_	397Eh	_	395Eh	WDTH	393Eh	_	391Eh	_
39FDh		39DDh	OSCEN	39BDh	_	399Dh	_	397Dh	SCANTRIG	395Dh	WDTL	393Dh	_	391Dh	—
39FCh	_	39DCh	OSCSTAT	39BCh	_	399Ch	_	397Ch	SCANCON0	395Ch	WDTCON1	393Ch	_	391Ch	—
39FBh	_	39DBh	OSCCON3	39BBh	_	399Bh	_	397Bh	SCANHADRU	395Bh	WDTCON0	393Bh	_	391Bh	—
39FAh	—	39DAh	OSCCON2	39BAh		399Ah	PIE10	397Ah	SCANHADRH	395Ah	—	393Ah		391Ah	—
39F9h	—	39D9h	OSCCON1	39B9h	—	3999h	PIE9	3979h	SCANHADRL	3959h	—	3939h	—	3919h	—
39F8h	_	39D8h	CPUDOZE	39B8h	—	3998h	PIE8	3978h	SCANLADRU	3958h	—	3938h	—	3918h	—
39F7h	SCANPR	39D7h	_	39B7h	—	3997h	PIE7	3977h	SCANLADRH	3957h	—	3937h	—	3917h	—
39F6h	_	39D6h	_	39B6h	—	3996h	PIE6	3976h	SCANLADRL	3956h	—	3936h	—	3916h	—
39F5h		39D5h		39B5h	—	3995h	PIE5	3975h	—	3955h	—	3935h	_	3915h	—
39F4h	DMA2PR	39D4h		39B4h	—	3994h	PIE4	3974h	—	3954h	—	3934h	_	3914h	—
39F3h	DMA1PR	39D3h		39B3h	—	3993h	PIE3	3973h	—	3953h	—	3933h	_	3913h	—
39F2h	MAINPR	39D2h		39B2h	—	3992h	PIE2	3972h	—	3952h	—	3932h	_	3912h	—
39F1h	ISRPR	39D1h	VREGCON ⁽¹⁾	39B1h	—	3991h	PIE1	3971h	—	3951h	—	3931h	_	3911h	—
39F0h		39D0h	BORCON	39B0h	—	3990h	PIE0	3970h	—	3950h	—	3930h	_	3910h	—
39EFh	PRLOCK	39CFh		39AFh	—	398Fh	—	396Fh	—	394Fh	—	392Fh	_	390Fh	—
39EEh	_	39CEh	_	39AEh	_	398Eh	_	396Eh	—	394Eh	_	392Eh	—	390Eh	—
39EDh	_	39CDh	_	39ADh	_	398Dh	_	396Dh	—	394Dh	_	392Dh	—	390Dh	—
39ECh	_	39CCh	_	39ACh	_	398Ch	_	396Ch	—	394Ch	_	392Ch	—	390Ch	—
39EBh	_	39CBh	_	39ABh	_	398Bh	_	396Bh	—	394Bh	_	392Bh	—	390Bh	—
39EAh	_	39CAh	_	39AAh	PIR10	398Ah	IPR10	396Ah	—	394Ah	_	392Ah	—	390Ah	—
39E9h	_	39C9h	_	39A9h	PIR9	3989h	IPR9	3969h	CRCCON1	3949h	_	3929h	—	3909h	—
39E8h	_	39C8h	_	39A8h	PIR8	3988h	IPR8	3968h	CRCCON0	3948h	_	3928h	—	3908h	—
39E7h	_	39C7h	PMD7	39A7h	PIR7	3987h	IPR7	3967h	CRCXORH	3947h	_	3927h	—	3907h	—
39E6h	NVMCON2	39C6h	PMD6	39A6h	PIR6	3986h	IPR6	3966h	CRCXORL	3946h	—	3926h	_	3906h	—
39E5h	NVMCON1	39C5h	PMD5	39A5h	PIR5	3985h	IPR5	3965h	CRCSHIFTH	3945h	_	3925h	—	3905h	—
39E4h	_	39C4h	PMD4	39A4h	PIR4	3984h	IPR4	3964h	CRCSHIFTL	3944h	_	3924h	_	3904h	—
39E3h	NVMDAT	39C3h	PMD3	39A3h	PIR3	3983h	IPR3	3963h	CRCACCH	3943h	_	3923h	—	3903h	—
39E2h	_	39C2h	PMD2	39A2h	PIR2	3982h	IPR2	3962h	CRCACCL	3942h	_	3922h	—	3902h	—
39E1h	NVMADRH ⁽⁴⁾	39C1h	PMD1	39A1h	PIR1	3981h	IPR1	3961h	CRCDATH	3941h	_	3921h	—	3901h	—
39E0h	NVMADRL	39C0h	PMD0	39A0h	PIR0	3980h	IPR0	3960h	CRCDATL	3940h	—	3920h	—	3900h	—

Unimplemented data memory locations and registers, read as '0'. Legend:

Note 1: Unimplemented in LF devices.

Unimplemented in PIC18(L)F26/27K42. 2:

Unimplemented in PIC18(L)F26/27/45/46/47K42. 3:


Unimplemented in PIC18(L)F45/55K42. 4:

REGISIER	5-12:	REVISION ID: REVISION ID REGISTER											
R		R	R	R	R	R	R	R					
1		0	1	0		MJR	REV<5:2>						
bit 15								bit 8					
R		R	R	R	R	R	R	R					
MJRREV<1:0>					MNRR	EV<5:0>							
bit 7								bit 0					
Legend:													
R = Readab	le bit		'1' = Bit is set		0' = Bit is clea	ared	x = Bit is unknown						
bit 15-12		d as '1010 se bits are f		e '1010' for a	Ill devices in thi	s family.							
bit 11-6	The: etc.)	se bits are ι			sion. A major re	evision is ind	cated by revisior	n (A0, B0, C0,					
bit 5-0	MNF	RREV<5:0>	: Minor Revis	ion ID bits									

REGISTER 5-12: REVISION ID: REVISION ID REGISTER

These bits are used to identify a minor revision.

Revision A0 = 0b00 0000



9.3.2 NATURAL ORDER (HARDWARE) PRIORITY

When more than one interrupt with the same user specified priority level are requested, the priority conflict is resolved by using a method called "Natural Order Priority". Natural order priority is a fixed priority scheme that is based on the Interrupt Vector Table. Table 9-2 shows the natural order priority and the interrupt vector number assigned for each source.

TABLE 9-2:INTERRUPT VECTORPRIORITY TABLE

Vector NumberInterrupt Source0Software Interrupt1HLVD2OSF3CSW4DMA2CNT4NVM4DMA2OR4NVM4DMA2CR5SCAN4MTO6CRC7IOC8INTO9ZCD10AD11ADT12C113SMT115SMT1PWA16DMA1SCNT17DMA1DCNT18DMA1A20SPI1TX21SPI1TX22SPI123I2C1RX6624I2C1TX6625I2C16626I2C1E6328U1TX70TMR5G30U133TMR1G34TMR235CCP13637NCO38CWG139CLC140INT141C2	Martin	later of		Inda f
1 HLVD 1 HLVD 2 OSF 3 CSW 4 NVM 5 SCAN 4 NVM 6 CRC 7 IOC 8 INTO 9 ZCD 11 ADT 12 C1 5 SMT1 13 SMT1 14 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 61 INT2 20 SPI1RX 22 SPI1 23 I2C1RX 64 - 23 I2C1E 64 - 25 I2C1 66 - 24 I2C1E 63 - 25 I2C1 68 - 29 U1E </th <th></th> <th></th> <th></th> <th></th>				
2 OSF 3 CSW 4 NVM 4 NVM 5 SCAN 6 CRC 7 IOC 8 INTO 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 14 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA10R 60 CLC2 11 SPI1TX 20 SPI1RX 20 SPI1RX 20 SPI1RX 63 - 24 I2C1RX 65 - 24 I2C1RX 66 - 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 34	0	Software Interrupt	42	DMA2SCNT
3 CSW 4 NVM 4 NVM 5 SCAN 6 CRC 7 IOC 8 INT0 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 14 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1TX 20 SPI1TX 20 SPI1TX 21 SPI1TX 22 SPI1 23 I2C1RX 64 - 23 I2C1E 64 - 25 I2C1 66 - 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR16 33 TMR1	1	HLVD	43	DMA2DCNT
4 NVM 4 NVM 5 SCAN 6 CRC 7 IOC 8 INT0 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 14 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 22 SPI1 23 I2C1RX 64 - 23 I2C1RX 64 - 23 I2C1RX 64 - 25 I2C1 66 - 25 I2C1 67 - 68 - 27 U1RX 69 - 28 U1TX 70 TMR5 33 TMR1	2	OSF	44	DMA2OR
5 SCAN 6 CRC 7 IOC 8 INTO 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 15 SMT1PWA 15 SMT1PWA 15 SMT1PWA 15 SMT1PWA 16 DMA1SCNT 17 DMA1OR 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 22 SPI1 63 - 24 I2C1E 65 - 25 I2C1 66 - 25 I2C1 66 - 25 I2C1 66 - 27 U1RX 69 - 28 U1TX 70 TMR5 33 TMR1 75 CLC3 76 -	3	CSW	45	DMA2A
6 CRC 7 IOC 8 INTO 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 15 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 20 SPI1RX 21 SPI1RX 62 - 21 SPI1RX 63 - 22 SPI1 64 - 23 I2C1RX 64 - 25 I2C1 67 - 26 I2C1E 68 - 29 U1E 31 TMR0 32 TMR1 74 CWG3 75 CLC3 76 - 77 -	4	NVM	46	I2C2RX
7 IOC 8 INTO 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 15 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1OR 18 DMA1OR 20 SPI1RX 21 SPI1TX 20 SPI1RX 21 SPI1X 22 SPI1 23 I2C1 24 I2C1 25 I2C1 66 - 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 35 CCP1 36 - 37 NCO 38 CWG1 39 CLC1 40 INT1	5	SCAN	47	I2C2TX
8 INT0 9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 15 SMT1PWA 15 SMT1PWA 16 DMA1SCNT 17 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1X 62 - 21 SPI1X 63 - 24 I2C1TX 66 - 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 35 CCP1 36 - 37 NCO 38 CWG1 39 CLC1	6	CRC	48	I2C2
9 ZCD 10 AD 11 ADT 12 C1 13 SMT1 14 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 20 SPI1RX 20 SPI1RX 21 SPI1TX 20 SPI1RX 21 SPI1TX 22 SPI1 64 - 23 I2C1RX 64 - 25 I2C1 66 - 25 I2C1 66 - 26 I2C1E 68 - 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 <t< td=""><td>7</td><td>IOC</td><td>49</td><td>I2C2E</td></t<>	7	IOC	49	I2C2E
10 AD 11 ADT 12 C1 13 SMT1 14 SMT1PRA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 20 SPI1RX 20 SPI1RX 20 SPI1RX 21 SPI1TX 20 SPI1RX 21 SPI1TX 63 24 I2C1RX 66 - 25 I2C1 66 - 25 I2C1 66 - 25 I2C1 66 - 26 I2C1E 28 U1TX 70 TMR5 72 U1RX 70 TMR5 71 TMR6 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 35 CCP1 36	8	INT0	50	U2RX
11 ADT 12 C1 13 SMT1 13 SMT1PRA 15 SMT1PWA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 20 SPI1RX 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 66 - 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	9	ZCD	51	U2TX
12 C1 13 SMT1 13 SMT1PRA 15 SMT1PWA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 26 I2C1E 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1G 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	10	AD	52	U2E
13 SMT1 14 SMT1PRA 15 SMT1PWA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 26 I2C1E 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1G 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	11	ADT	53	U2
14 SMT1PRA 15 SMT1PWA 15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 28 U1TX 29 U1E 30 U1 31 TMR0 32 TMR1G 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	12	C1	54	TMR3
15 SMT1PWA 16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1RX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 27 U1RX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	13	SMT1	55	TMR3G
16 DMA1SCNT 17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 28 U1TX 29 U1E 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	14	SMT1PRA	56	TMR4
17 DMA1DCNT 18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 28 U1TX 29 U1E 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	15	SMT1PWA	57	CCP2
18 DMA1OR 19 DMA1A 20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 28 U1TX 29 U1E 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	16	DMA1SCNT	58	—
19 DMA1A 20 SPI1RX 21 SPI1RX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 27 U1RX 28 U1TX 70 TMR5 29 U1E 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	17	DMA1DCNT	59	CWG2
20 SPI1RX 20 SPI1RX 21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 27 U1RX 28 U1TX 29 U1E 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	18	DMA10R	60	CLC2
21 SPI1TX 22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 27 U1RX 28 U1TX 70 TMR5 29 U1E 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 35 CCP1 36 - 37 NCO 38 CWG1 39 CLC1 40 INT1	19	DMA1A	61	INT2
22 SPI1 23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 27 U1RX 28 U1TX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 37 NCO 38 CWG1 39 CLC1 40 INT1	20	SPI1RX	62	_
23 I2C1RX 24 I2C1TX 25 I2C1 26 I2C1E 27 U1RX 28 U1TX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 36 - 37 NCO 38 CWG1 39 CLC1 40 INT1	21	SPI1TX	63	—
24 I2C1TX 66 25 I2C1 67 26 I2C1E 68 27 U1RX 69 28 U1TX 70 TMR5 29 U1E 71 TMR5G 30 U1 72 TMR6 31 TMR0 73 CCP3 32 TMR1 74 CWG3 33 TMR1G 75 CLC3 34 TMR2 76 - 35 CCP1 77 - 36 - 78 - 37 NCO 79 - 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 - -	22	SPI1	64	—
25 I2C1 26 I2C1E 27 U1RX 28 U1TX 29 U1E 30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 36 - 37 NCO 38 CWG1 39 CLC1 40 INT1	23	I2C1RX	65	—
26 I2C1E 68 27 U1RX 69 28 U1TX 70 TMR5 29 U1E 71 TMR5G 30 U1 72 TMR6 31 TMR0 73 CCP3 32 TMR1 74 CWG3 33 TMR2 76 - 35 CCP1 77 - 36 - 78 - 37 NCO 79 - 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 - -	24	I2C1TX	66	—
27 U1RX 69 — 28 U1TX 70 TMR5 29 U1E 71 TMR5G 30 U1 72 TMR6 31 TMR0 73 CCP3 32 TMR1 74 CWG3 33 TMR2 76 — 35 CCP1 77 — 36 — 78 — 37 NCO 79 — 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 — —	25	I2C1	67	—
28 U1TX 70 TMR5 29 U1E 71 TMR5G 30 U1 72 TMR6 31 TMR0 73 CCP3 32 TMR1 74 CWG3 33 TMR1G 75 CLC3 34 TMR2 76 - 35 CCP1 77 - 36 - 78 - 37 NCO 79 - 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 - -	26	I2C1E	68	_
29 U1E 71 TMR5G 30 U1 72 TMR6 31 TMR0 73 CCP3 32 TMR1 74 CWG3 33 TMR1G 75 CLC3 34 TMR2 76 - 35 CCP1 77 - 36 - 78 - 37 NCO 79 - 38 CWG1 80 CCP4 39 CLC1 81 CLC4	27	U1RX	69	—
30 U1 31 TMR0 32 TMR1 33 TMR1G 34 TMR2 35 CCP1 36 - 37 NCO 38 CWG1 39 CLC1 40 INT1	28	U1TX	70	TMR5
31 TMR0 73 CCP3 32 TMR1 74 CWG3 33 TMR1G 75 CLC3 34 TMR2 76 - 35 CCP1 77 - 36 - 78 - 37 NCO 79 - 38 CWG1 80 CCP4 39 CLC1 81 CLC4	29	U1E	71	TMR5G
32 TMR1 33 TMR1G 34 TMR2 35 CCP1 36 - 37 NCO 38 CWG1 39 CLC1 40 INT1	30	U1	72	TMR6
33 TMR1G 75 CLC3 34 TMR2 76 - 35 CCP1 77 - 36 - 78 - 37 NCO 79 - 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 - -	31	TMR0	73	CCP3
34 TMR2 76 — 35 CCP1 77 — 36 — 78 — 37 NCO 79 — 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 — —	32	TMR1	74	CWG3
35 CCP1 77 — 36 — 78 — 37 NCO 79 — 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1 — —	33	TMR1G	75	CLC3
36 — 37 NCO 38 CWG1 39 CLC1 40 INT1	34	TMR2	76	—
37 NCO 79 — 38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1	35	CCP1	77	_
38 CWG1 80 CCP4 39 CLC1 81 CLC4 40 INT1	36	—	78	_
39 CLC1 81 CLC4 40 INT1	37	NCO	79	—
40 INT1	38	CWG1	80	CCP4
	39	CLC1	81	
41 C2	40	INT1		•
	41	C2		

The natural order priority scheme has vector interrupt 0 as the highest priority and vector interrupt 81 as the lowest priority.

For example, when two concurrently occurring interrupt sources that are both designated high priority using the IPRx register will be resolved using the natural order priority (i.e., the interrupt with a lower corresponding vector number will preempt the interrupt with the higher vector number).

The ability for the user to assign every interrupt source to high or low priority levels means that the user program can give an interrupt with a low natural order priority a higher overall priority level.

9.4 Interrupt Operation

All pending interrupts are indicated by the flag bit being equal to a '1' in the PIRx register. All pending interrupts are resolved using the priority scheme explained in Section 9.3 "Interrupt Priority".

Once the interrupt source to be serviced is resolved, the program execution vectors to the resolved interrupt vector addresses, as explained in **Section 9.2** "Interrupt Vector Table (IVT)". The vector number is also stored in the WREG register. Most of the flag bits are required to be cleared by the application software, but in some cases, device hardware clears the interrupt automatically. Some flag bits are read-only in the PIRx registers, these flags are a summary of the source interrupts and the corresponding interrupt flags of the source must be cleared.

A valid interrupt can be either a high or low priority interrupt when in main routine or a high priority interrupt when in low priority Interrupt Service Routine. Depending on order of interrupt requests received and their relative timing, the CPU will be in the state of execution indicated by the STAT bits of the INTCON1 register (Register 9-2).

The State machine shown in Figure 9-1 and the subsequent sections detail the execution of interrupts when received in different orders.

Note: The state of GIEH/L is not changed by the hardware when servicing an interrupt. The internal state machine is used to keep track of execution states. These bits can be manipulated in the user code resulting in transferring execution to the main routine and ignoring existing interrupts.

9.4.3 PREEMPTING LOW PRIORITY INTERRUPTS

Low-priority interrupts can be preempted by high priority interrupts. While in the low priority ISR, if a high-priority interrupt arrives, the high priority interrupt request is generated and the low priority ISR is suspended, while the high priority ISR is executed, see Figure 9-4.

After the high priority ISR is complete and if any other high priority interrupt requests are not active, the execution returns to the preempted low priority ISR.

Note 1: The high priority interrupt flag must be cleared to avoid recursive interrupts.

2: If a low-priority ISR was already serviced halfway before moving on to a high priority ISR, then the low priority ISR is completely serviced even if user code clears GIEL.

FIGURE 9-4: INTERRUPT EXECUTION: HIGH PRIORITY INTERRUPT PREEMPTING LOW PRIORITY INTERRUPTS





FIGURE 15-2: DMA POINTERS BLOCK DIAGRAM



The DMA can initiate data transfers from the PFM, Data EEPROM or SFR/GPR Space. The SMR<1:0> bits in the DMAxCON1 register are used to select the type of memory being pointed to by the Source Address Pointer. The SMR<1.0> bits are required because the PFM and SFR/GPR spaces have overlapping addresses that do not allow the specified address to uniquely define the memory location to be accessed.

Note 1:	For proper memory read access to occur,									
	the combination of address and space									
	selection must be valid.									

2: The destination does not have space selection bits because it can only write to the SFR/GPR space.


15.4.2 DMA MESSAGE SIZE/COUNTERS

A transaction is the transfer of one byte. A message consists of one or more transactions. A complete DMA process consists of one or more messages. The size registers determine how many transactions are in a message. The DMAxSSZ registers determine the source size and DMAxDSZ registers determine the destination size.

When a DMA transfer is initiated, the size registers are copied to corresponding counter registers that control the duration of the message. The DMAxSCNT registers count the source transactions and the DMAxDCNT registers count the destination transactions. Both are simultaneously decremented by one after each transaction. A message is started by setting the DGO bit of the DMAxCON0 register and terminates when the smaller of the two counters reaches zero.

When either counter reaches zero the DGO bit is cleared and the counter and pointer registers are immediately reloaded with the corresponding size and address data. If the other counter did not reach zero then the next message will continue with the count and address corresponding to that register.


When the source and destination size registers are not equal, then the ratio of the largest to the smallest size determines how many messages are in the DMA process. For example, when the destination size is 6 and the source size is 2, then each message will consist of two transactions and the complete DMA process will consist of three messages. When the larger size is not an even integer of the smaller size, then the last message in the process will terminate early when the larger count reaches zero. In that case, the larger counter will reset and the smaller counter will have a remainder skewing any subsequent messages by that amount.



	PPS Input	Default Pin	Register					In	put Ava	ilable fro	m Selecte	ed POR	Тх				
Peripheral	Register	Selection at POR	Reset Value at POR	PIC18	7K42	PIC18(L)F45/46/47K42					PIC18(L)F55/56/57K42						
Interrupt 0	INTOPPS	RB0	0b0 1000	А	В	_	Α	В	_	—	—	Α	В	—	_		—
Interrupt 1	INT1PPS	RB1	0b0 1001	А	В	—	Α	В	_	—	—	_	В	—	D	_	-
Interrupt 2	INT2PPS	RB2	0b0 1010	А	В	—	А	В	—	—	—	_	В	—	-	—	F
Timer0 Clock	TOCKIPPS	RA4	0b0 0100	А	В	—	Α	В	_	—	—	А	_	—	_	_	F
Timer1 Clock	T1CKIPPS	RC0	0b1 0000	А	_	С	Α		С	—	—	_	_	С	_	E	-
Timer1 Gate	T1GPPS	RB5	0b0 1101	_	В	С	_	В	С	—	—	_	В	С	_	_	-
Timer3 Clock	T3CKIPPS	RC0	0b1 0000	_	В	С	_	В	С	—	—	-	_	С	_	E	-
Timer3 Gate	T3GPPS	RC0	0b1 0000	А	—	С	Α	_	С	—	—	А	_	С	_	—	
Timer5 Clock	T5CKIPPS	RC2	0b1 0010	А	_	С	А	_	С			_	_	С	_	E	_
Timer5 Gate	T5GPPS	RB4	0b0 1100	_	В	С	_	В	-	D	—	—	В	—	D		_
Timer2 Clock	T2INPPS	RC3	0b1 0011	А	—	С	Α	_	С	—	—	А	_	С	_		_
Timer4 Clock	T4INPPS	RC5	0b1 0101	_	В	С	_	В	С	_	—	_	В	С	_		_
Timer6 Clock	T6INPPS	RB7	0b0 1111	_	В	С	_	В	-	D	_	—	В	_	D	_	_
CCP1	CCP1PPS	RC2	0b1 0010	_	В	С		В	С	_	_	—		С	_	_	F
CCP2	CCP2PPS	RC1	0b1 0001	_	В	С		В	С	_	_	—		С	_	_	F
CCP3	CCP3PPS	RB5	0b0 1101	_	В	С		В	_	D	_	—	В	_	D	_	_
CCP4	CCP4PPS	RB0	0b0 1000	_	В	С		В	_	D	_	—	В	_	D	_	_
SMT1 Window	SMT1WINPPS	RC0	0b1 0000	_	В	С		В	С	—	—	_	_	С	_		F
SMT1 Signal	SMT1SIGPPS	RC1	0b1 0001	_	В	С		В	С	_	_	—		С	_	_	F
CWG1	CWG1PPS	RB0	0b0 1000	_	В	С		В	_	D	_	—	В	_	D	_	_
CWG2	CWG2PPS	RB1	0b0 1001	_	В	С		В	_	D	_	—	В	_	D	_	_
CWG3	CWG3PPS	RB2	0b0 1010	_	В	С		В	_	D	_	—	В	_	D	_	_
DSM1 Carrier Low	MD1CARLPPS	RA3	0b0 0011	А	_	С	A	—		D	—	A	—	—	D	—	-
DSM1 Carrier High	MD1CARHPPS	RA4	0b0 0100	А	—	С	A	—		D	—	A	—	—	D	—	—
DSM1 Source	MD1SRCPPS	RA5	0b0 0101	А	_	С	Α	—	_	D	_	А		_	D	_	_
CLCx Input 1	CLCIN0PPS	RA0	0000 0000	А	—	С	А	_	С	—	—	Α	—	С	_	—	—
CLCx Input 2	CLCIN1PPS	RA1	0b0 0001	А	—	С	А	_	С	—	—	Α	—	С	_	—	—
CLCx Input 3	CLCIN2PPS	RB6	0b0 1110	_	В	С	—	В	-	D	—	_	В	—	D	—	—
CLCx Input 4	CLCIN3PPS	RB7	0b0 1111	_	В	С		В		D	_	_	В	_	D	_	_

TABLE 17-1: PPS INPUT REGISTER DETAILS

FIGURE 22-2: TIMER2 CLOCK SOURCE BLOCK DIAGRAM



22.1 Timer2 Operation

Timer2 operates in three major modes:

- Free Running Period
- One-Shot
- Monostable

Within each mode there are several options for starting, stopping, and reset. Table 22-1 lists the options.

In all modes the T2TMR count register is incremented on the rising edge of the clock signal from the programmable prescaler. When T2TMR equals T2PR then a high level is output to the postscaler counter. T2TMR is cleared on the next clock input.

An external signal from hardware can also be configured to gate the timer operation or force a T2TMR count Reset. In gate modes, the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes the T2TMR count is reset on either the level or edge from the external source.

The T2TMR and T2PR registers are both directly readable and writable. The T2TMR register is cleared and the T2PR register initializes to FFh on any device Reset. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the T2TMR register
- · a write to the TxCON register
- any device Reset
- · External Reset Source event that resets the timer.

Note: T2TMR is not cleared when TxCON is written.

22.1.1 FREE RUNNING PERIOD MODE

The value of T2TMR is compared to that of the Period register, T2PR, on each clock cycle. When the two values match, the comparator resets the value of T2TMR to 00h on the next cycle and increments the

output postscaler counter. When the postscaler count equals the value in the OUTPS bits of the TxCON register, then a one clock period wide pulse occurs on the T2TMR_postscaled output, and the postscaler count is cleared.

22.1.2 ONE-SHOT MODE

The One-Shot mode is identical to the Free Running Period mode except that the ON bit is cleared and the timer is stopped when T2TMR matches T2PR and will not restart until the T2ON bit is cycled off and on. Postscaler OUTPS values other than 0 are meaningless in this mode because the timer is stopped at the first period event and the postscaler is reset when the timer is restarted.

22.1.3 MONOSTABLE MODE

Monostable modes are similar to One-Shot modes except that the ON bit is not cleared and the timer can be restarted by an external Reset event.

22.2 Timer2 Output

The Timer2 module's primary output is T2TMR_postscaled, which pulses for a single T2TMR_clk period when the postscaler counter matches the value in the OUTPS bits of the TxCON register. The T2PR postscaler is incremented each time the T2TMR value matches the T2PR value. This signal can be selected as an input to several other input modules.

Timer2 is also used by the CCP module for pulse generation in PWM mode. Both the actual T2TMR value as well as other internal signals are sent to the CCP module to properly clock both the period and pulse width of the PWM signal. See Section 23.0 "Capture/Compare/PWM Module" for more details on setting up Timer2 for use with the CCP, as well as the timing diagrams in Section 22.5 "Operation Examples" for examples of how the varying Timer2 modes affect CCP PWM output.

22.3 External Reset Sources

In addition to the clock source, the Timer2 also takes in an external Reset source. This external Reset source is selected for Timer2, Timer4, and Timer6 with the T2RST, T4RST, and T6RST registers, respectively. This source can control starting and stopping of the timer, as well as resetting the timer, depending on which mode the timer is in. The mode of the timer is controlled by the MODE bits of the T2HLT register. Edge Triggered modes require six Timer clock periods between external triggers. Level Triggered modes require the triggering level to be at least three Timer clock periods long. External triggers are ignored while in Debug Freeze mode.

U-0	U-0	U-0	U-0	U-0	R/W-0/x	R/W-0/x	R/W-0/x			
—	—	—	_	—		CTS<2:0>				
bit 7							bit 0			

REGISTER 23-3: CCPxCAP: CAPTURE INPUT SELECTION MULTIPLEXER REGISTER

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 CTS<2:0>: Capture Trigger Input Selection bits

CTS<1:0>	Connection						
019<1.02	CCP1	CCP2	CCP3	CCP4			
111		CLC	4_out				
110		CLC3_out					
101		CLC2_out					
100		CLC	1_out				
011		IOC_Ir	nterrupt				
010		CMP2_output					
001	CMP1_output						
000	Pin selected by CCP1PPS	Pin selected by CCP2PPS	Pin selected by CCP3PPS	Pin selected by CCP4PPS			

REGISTER 23-4: CCPRxL: CCPx REGISTER LOW BYTE

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RL<7:0> | | | | | | | |
| bit 7 | | | | | | | |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0
MODE = Capture Mode:
RL<7:0>: LSB of captured TMR1 value
MODE = Compare Mode:
RL<7:0>: LSB compared to TMR1 value
MODE = PWM Mode && FMT = 0:
RL<7:0>: CCPW<7:0> - Pulse-Width LS 8 bits
MODE = PWM Mode && FMT = 1:
RL<7:6>: CCPW<1:0> - Pulse-Width LS 2 bits
RL<5:0>: Not used

26.10 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in Figure 26-14.

26.10.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

26.10.1.1 Software Generated Shutdown

Setting the SHUTDOWN bit of the CWGxAS0 register will force the CWG into the shutdown state.

When the auto-restart is disabled, the shutdown state will persist as long as the SHUTDOWN bit is set.

When auto-restart is enabled, the SHUTDOWN bit will clear automatically and resume operation on the next rising edge event. The SHUTDOWN bit indicates when a shutdown condition exists. The bit may be set or cleared in software or by hardware.

26.10.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the specified override levels without software delay. The override levels are selected by the LSBD<1:0> and LSAC<1:0> bits of the CWGxAS0 register (Register 26-6). Several input sources can be selected to cause a shutdown condition. All input sources are active-low. The sources are:

- Pin selected by CWGxPPS
- Timer2 postscaled output
- Timer4 postscaled output
- · Timer6 postscaled output
- Comparator 1 output
- Comparator 2 output
- CLC2 output

Shutdown input sources are individually enabled by the ASxE bits of the CWGxAS1 register (Register 26-7).

Note:	Shutdown inputs are level sensitive, not
	edge sensitive. The shutdown state
	cannot be cleared, except by disabling
	auto-shutdown, as long as the shutdown
	input level persists.

26.10.1.3 Pin Override Levels

The levels driven to the CWG outputs during an autoshutdown event are controlled by the LSBD<1:0> and LSAC<1:0> bits of the CWGxAS0 register (Register 26-6). The LSBD<1:0> bits control CWGxB/ D output levels, while the LSAC<1:0> bits control the CWGxA/C output levels.

26.10.1.4 Auto-Shutdown Interrupts

When an auto-shutdown event occurs, either by software or hardware setting SHUTDOWN, the CWGxIF flag bit of the respective PIR register is set.

26.11 Auto-Shutdown Restart

After an auto-shutdown event has occurred, there are two ways to resume operation:

- · Software controlled
- Auto-restart

In either case, the shutdown source must be cleared before the restart can take place. That is, either the shutdown condition must be removed, or the corresponding ASxE bit must be cleared.

26.11.1 SOFTWARE-CONTROLLED RESTART

If the REN bit of the CWGxAS0 register is clear (REN = 0), the CWG module must be restarted after an auto-shutdown event through software.

Once all auto-shutdown sources are removed, the software must clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Note: The SHUTDOWN bit cannot be cleared in software if the auto-shutdown condition is still present.

26.11.2 AUTO-RESTART

If the REN bit of the CWGxAS0 register is set (REN = 1), the CWG module will restart from the shutdown state automatically.

Once all auto-shutdown conditions are removed, the hardware will automatically clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Note: The SHUTDOWN bit cannot be cleared in software if the auto-shutdown condition is still present.

28.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCO) module is a timer that uses overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the output frequency resolution does not vary with the divider value. The NCO is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCO include:

- 20-bit Increment Function
- Fixed Duty Cycle mode (FDC) mode
- Pulse Frequency (PF) mode
- Output Pulse-Width Control
- Multiple Clock Input Sources
- Output Polarity Control
- Interrupt Capability

Figure 28-1 is a simplified block diagram of the NCO module.

TABLE 30-2:	MD1SRC SELECTION MUX
	CONNECTIONS

MS<4:0>	>	Connection
1 1111	31-	Reserved
-	23	
1 0111		
1 0110	22	SPI1 SDO
1 0101	21	Reserved
1 0100	20	UART2 TX
1 0011	19	UART1 TX
1 0010	18	CLC4 OUT
1 0001	17	CLC3 OUT
1 0000	16	CLC2 OUT
0 1111	15	CLC1 OUT
0 1110	14	CMP2 OUT
0 1101	13	CMP1 OUT
0 1100	12	NCO1 OUT
0 1011	11	Reserved
0 1010	10	Reserved
0 1001	9	PWM8 OUT
0 1000	8	PWM7 OUT
0 0111	7	PWM6 OUT
0 0110	6	PWM5 OUT

TABLE 30-2: MD1SRC SELECTION MUX CONNECTIONS

MS<4:0>	>	Connection
0 0101	5	CCP4 OUT
0 0100	4	CCP3 OUT
0 0011	3	CCP2 OUT
0 0010	2	CCP1 OUT
0 0001	1	DSM1 BIT
0 0000	0	Pin selected by MDSRCPPS

TABLE 30-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MD1CON0	EN	—	OUT	OPOL	—	—	-	BIT	469
MD1CON1	—	—	CHPOL	CHSYNC	_	—	CLPOL	CLSYNC	470
MD1CARH	—	—	—	—	—	CHS<2:0>			471
MD1CARL		_	—	_	_	CLS<2:0>			471
MDSRC	_	—	—	—	SRCS<3:0>				472

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

Mnemonic,		Description	Cyrolog	16-Bit Instruction Word				Status	Notes
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	NTED FI	LE REGISTER INSTRUCTIONS							
ADDWF	f, d ,a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	
MOVF	f, d, a	Move f to WREG or f	1	0101	00da	ffff	ffff	Z, N	
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	2, 3
		f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVFFL	f _s , f _d	Move f _s (source) to	3	0000	0000	0110	ffff	None	2
		g (full destination)		1111	ffff	ffff	ffgg		
		f _d (full destination)3rd word		1111	dddd	dddd	gggg		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
	, - , -	borrow						-, -, , - ,	
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	
XORWF	f, d, a	Exclusive OR WREG with f	1	0001		ffff	ffff	Z, N	
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	1
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)		010a	ffff	ffff	None	1
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)		000a	ffff	ffff	None	1
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	1
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)		11da	ffff	ffff	None	1
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	1
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)		10da	ffff	ffff	None	1
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)		011a	ffff	ffff	None	1
BIT-ORIEN	TED FILE	REGISTER INSTRUCTIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	
BIT-ORIEN	TED SKI	NSTRUCTIONS	I					•	
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	1
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)			ffff	ffff	None	1

TABLE 41-2: INSTRUCTION SET

Note 1: If Program Counter (PC) is modified or a conditional test is true, the instruction requires an additional cycle. The extra cycle is executed as a NOP.

2: Some instructions are multi word instructions. The second/third words of these instructions will be decoded as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

3: f_s and f_d do not cover the full memory range. 2 MSBs of bank selection are forced to 'b00 to limit the range of these instructions to lower 4k addressing space.

TSTFSZ Test f, skip if 0							
Synta	ax:	TSTFSZ f {	,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ation:	skip if f = 0					
Statu	s Affected:	None					
Enco	ding:	0110	011a fff	f fff			
Desc	ription:	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 41.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
Words: 1							
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	ycle Activity:	- , -					
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
16 - 1		register 'f'	Data	operation			
lf sk	•	02	03	04			
1	Q1 No	Q2 No	Q3 No	Q4 No			
	operation	operation	operation	operation			
lf sk	ip and followed	•					
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :							
	Before Instruction PC = Address (HERE) After Instruction If CNT = 00h, PC = Address (ZERO) If CNT ≠ 00h,						
	PC = Address (NZERO)						

XOR	LW	Exclusiv	Exclusive OR literal with W						
Synta	ax:	XORLW	XORLW k						
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$						
Oper	ation:	(W) .XOR	$k \to W$						
Statu	s Affected:	N, Z	N, Z						
Enco	ding:	0000	1010	kkkk	kkkk				
Desc	ription:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.						
Word	s:	1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k'	Proces Data		rite to W				
<u>Exan</u>		XORLW	0AFh						
	Before Instruction								

W = B5h After Instruction

W = 1Ah

© 2017 Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
3CE6h	CLKRCON	EN	_		- DC DIV				113	
3CE5h	CLKRCLK	—	_	_	_		(LK		114
3CE4h - 3C7Fh	—	Unimplemented								
3C7Eh	CLCDATA0	—	—	—	—	CLC4OUT	CLC3OUT	CLC2OUT	CLC1OUT	447
3C7Dh	CLC1GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	446
3C7Ch	CLC1GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	445
3C7Bh	CLC1GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	444
3C7Ah	CLC1GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	443
3C79h	CLC1SEL3	D4S							442	
3C78h	CLC1SEL2	D3S							442	
3C77h	CLC1SEL1	D2S							442	
3C76h	CLC1SEL0		D1S							442
3C75h	CLC1POL	POL	—	_	—	G4POL	G3POL	G2POL	G1POL	441
3C74h	CLC1CON	EN	OE	OUT	INTP	INTN		MODE	•	440
3C73h	CLC2GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	446
3C72h	CLC2GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	445
3C71h	CLC2GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	444
3C70h	CLC2GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	443
3C6Fh	CLC2SEL3	D4S						442		
3C6Eh	CLC2SEL2	D3S							442	
3C6Dh	CLC2SEL1	D2S						442		
3C6Ch	CLC2SEL0	D1S							442	
3C6Bh	CLC2POL	POL	_	_	_	G4POL	G3POL	G2POL	G1POL	441
3C6Ah	CLC2CON	EN	OE	OUT	INTP	INTN		MODE		440
3C69h	CLC3GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	446
3C68h	CLC3GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	445
3C67h	CLC3GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	444
3C66h	CLC3GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	443
3C65h	CLC3SEL3	D4S						442		
3C64h	CLC3SEL2	D3S						442		
3C63h	CLC3SEL1	D2S						442		
3C62h	CLC3SEL0					1S				443
3C61h	CLC3POL	POL		_	_	G4POL	G3POL	G2POL	G1POL	441
3C60h	CLC3CON	EN	OE	OUT	INTP	INTN		MODE		440
3C5Fh	CLC4GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	446
3C5Eh	CLC4GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	445
3C5Dh	CLC4GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	444
3C5Ch	CLC4GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	443
3C5Bh	CLC4SEL3	2.2.11	5.5.11	2.201		4S			5.5.0	442
3C5Ah	CLC4SEL2									442
3C59h	CLC4SEL1		D3S D2S						442	
3C58h	CLC4SEL0	D25							443	
3C57h	CLC490L	POL			_	G4POL	G3POL	G2POL	G1POL	441
3C56h	CLC4FOL CLC4CON	EN	OE	OUT	INTP	INTN	OUF OL	MODE	OIFUL	440
3C55h -	0L0+00N			001		emented		MODE		-+0
3C00h					Unimple	anented				
3BFFh	DMA1SIRQ	_				SIRQ				256

TABLE 42-1: REGISTER FILE SUMMARY FOR PIC18(L)F26/27/45/46/47/55/56/57K42 DEVICES

Note

1: Unimplemented in LF devices.


2: Unimplemented in PIC18(L)F26/27K42.

Unimplemented on PIC18(L)F26/27/45/46/47K42 devices. 3:

Unimplemented in PIC18(L)F45/55K42. 4:

46.0 PACKAGING INFORMATION


Package Marking Information



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information or Microchip part number Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (€3) can be found on the outer packaging for this package.			
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.				

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



VIEW A-A

Microchip Technology Drawing C04-052C Sheet 1 of 2