

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	44
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 43x12b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf56k42-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 5.7.1 MICROCHIP UNIQUE IDENTIFIER (MUI)

The PIC18(L)F26/27/45/46/47/55/56/57K42 devices are individually encoded during final manufacturing with a Microchip Unique Identifier, or MUI. The MUI cannot be user-erased. This feature allows for manufacturing traceability of Microchip Technology devices in applications where this is a required. It may also be used by the application manufacturer for a number of functions that require unverified unique identification, such as:

- · Tracking the device
- Unique serial number

The MUI consists of six program words. When read together, these fields form a unique identifier. The MUI is stored in nine read-only locations, located between 3F0000h to 3F000Fh in the DIA space. Table 5-3 lists the addresses of the identifier words.

Note:	For applications that require verified
	unique identification, contact your
	Microchip Technology sales office to
	create a Serialized Quick Turn
	Programming <sup>sм</sup> option.

### 5.7.2 EXTERNAL UNIQUE IDENTIFIER (EUI)

The EUI data is stored at locations 3F0010h to 3F0023h in the Program Memory region. This region is an optional space for placing application specific information. The data is coded per customer requirements during manufacturing.

Note: Data is stored in this address range on receiving a request from the customer. The customer may contact the local sales representative, or Field Applications Engineer, and provide them the unique identifier information that is supposed to be stored in this region.

#### 5.7.3 ANALOG-TO-DIGITAL CONVERSION DATA OF THE TEMPERATURE SENSOR

The purpose of the Temperature Sensor module is to provide a temperature-dependent voltage that can be measured by an analog module, see Section 35.0 "Temperature Indicator Module".

The DIA table contains the internal ADC measurement values of the Temperature sensor for Low and High range at fixed points of reference. The values are measured during test and are unique to each device. The measurement data is stored in the DIA memory region as hexadecimal numbers corresponding to the ADC conversion result. The calibration data can be used to plot the approximate sensor output voltage, VTSENSE vs. Temperature curve without having to make calibration measurements in the application. For more information on the operation of the Temperature Sensor, refer to Section 35.0 "Temperature Indicator Module".

- **TSLR2**: Address 3F0026h to 3F0027h store the measurements for the low-range setting of the Temperature Sensor at VDD = 3V.
- **TSHR2**: Address 3F002Ch to 3F002Dh store the measurements for the High Range setting of the Temperature Sensor at VDD = 3V.
- The stored measurements are made by the device ADC using the internal VREF = 2.048V.

## 13.1.6.2 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. Since program memory is stored as a full page, the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

#### FIGURE 13-10: PROGRAM FLASH MEMORY VERIFY FLOWCHART



## 13.1.6.3 Unexpected Termination of Write Operation

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

## 13.1.6.4 Protection Against Spurious Writes

A write sequence is valid only when both the following conditions are met, this prevents spurious writes which might lead to data corruption.

- The WR bit is gated through the WREN bit. It is suggested to have the WREN bit cleared at all times except during memory writes. This prevents memory writes if the WR bit gets set accidentally.
- 2. The NVM unlock sequence must be performed each time before a write operation.

## 13.2 Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Word Access

When REG<1:0> = 0b01 or 0b11 in the NVMCON1 register, the Device Information Area, the Device Configuration Area, the User IDs, Device ID/ Revision ID and Configuration Words can be accessed. Different access may exist for reads and writes (see Table 13-1).

## 13.2.1 Reading Access

The user can read from these blocks by setting the REG bits to 0b01 or 0b11. The user needs to load the address into the TBLPTR registers. Executing a TBLRD after that moves the byte pointed to the TABLAT register. The CPU operation is suspended during the read and resumes after. When read access is initiated on an address outside the parameters listed in Table 13-1, the TABLAT register is cleared, reading back '0's.

## 13.2.2 Writing Access

The WREN bit in NVMCON1 must be set to enable writes. This prevents accidental writes to the CONFIG words due to errant (unexpected) code execution. The WREN bit should be kept clear at all times, except when updating the CONFIG words. The WREN bit is not cleared by hardware. The WR bit will be inhibited from being set unless the WREN bit is set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	_	-	—	_	—	—	_	PPSLOCKED	283
INT0PPS	_	_	—			INT0PPS<4	1:0>		277
INT1PPS	_	_	—			INT1PPS<4	1:0>		277
INT2PPS	_	_	_			INT2PPS<4	1:0>		277
TOCKIPPS	_	_	_			T0CKIPPS<	4:0>		277
T1CKIPPS	_	_	—			T1CKIPPS<	4:0>		277
T1GPPS	_	_	_			T1GPPS<4	:0>		277
T3CKIPPS	_	_	_			T3CKIPPS<	4:0>		277
T3GPPS	—	_	_			T3GPPS<4	:0>		277
T5CKIPPS	_	_	—			T5CKIPPS<	4:0>		277
T5GPPS	_	_	—			T5GPPS<4	:0>		277
T2INPPS	_	_	—			T2INPPS<4	4:0>		277
T4INPPS	—	-	—			T4INPPS<4	1:0>		277
T6INPPS	_	_	—			T6INPPS<4	4:0>		277
CCP1PPS	_	_	—			CCP1PPS<	4:0>		277
CCP2PPS	_	_	—			CCP2PPS<	4:0>		277
CCP3PPS	_	_	—			CCP3PPS<	4:0>		277
CCP4PPS	_	_	—			CCP4PPS<	4:0>		277
SMT1WINPPS	_	_	—		:	SMT1WINPPS	S<4:0>		277
SMT1SIGPPS	_	_	—			SMT1SIGPPS	S<4:0>		277
CWG1PPS	_	_	—		CWG1PPS<4:0>				
CWG2PPS	—	-	—			CWG2PPS<	4:0>		277
CWG3PPS	—	-	—			CWG3PPS<	4:0>		277
MD1CARLPPS	—		—			MDCARLPPS	<4:0>		277
MD1CARHPPS	—	_	—			MDCARHPPS	6<4:0>		277
MD1SRCPPS	—	_	—			MDSRCPPS	<4:0>		277
CLCIN0PPS	—	_	—			CLCIN0PPS-	<4:0>		277
CLCIN1PPS	—	_	—			CLCIN1PPS	<4:0>		277
CLCIN2PPS	—	_	—			CLCIN2PPS	<4:0>		277
CLCIN3PPS	—	_	—			CLCIN3PPS-	<4:0>		277
ADACTPPS	—	_	—			ADACTPPS	<4:0>		277
SPI1SCKPPS	—	_	—			SPI1SCKPPS	<4:0>		277
SPI1SDIPPS	_	_	_			SPI1SDIPPS	<4:0>		277
SPI1SSPPS	—	_	—			SPI1SSPPS	<4:0>		277
I2C1SCLPPS	—	_	—			I2C1SCLPPS	<4:0>		277
I2C1SDAPPS	_	_	_			I2C1SDAPPS	<4:0>		277
I2C2SCLPPS	—	_	—	I2C2SCLPPS<4:0>					277
I2C2SDAPPS	—	—	—			I2C2SDAPPS	<4:0>		277
U1RXPPS	—	_	—	U1RXPPS<4:0>					277
U1CTSPPS			—	U1CTSPPS<4:0>					277
U2RXPPS	—	_	—			U2RXPPS<	4:0>		277
U2CTSPPS		_	—			U2CTPPS<	4:0>		277
RxyPPS	—	—	—			RxyPPS<4	:0>		280

## TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

#### **FIGURE 21-2:** TIMER1/3/5 16-BIT READ/ WRITE MODE BLOCK DIAGRAM From Timer1 Circuitry Set TMR1IF TMR1 TMR1L High Byte on Overflow . 8 Read TMR1L Write TMR1L 8 .8 TMR1H 8 Internal Data Bus

#### Block Diagram of Timer1 Example of TIMER1/3/5

## 21.6 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 gate circuitry. This is also referred to as Timer1/3/5 gate enable.

Timer1/3/5 gate can also be driven by multiple selectable sources.

#### 21.6.1 TIMER1/3/5 GATE ENABLE

The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate signal is inactive, the timer will not increment and hold the current count. See Figure 21-4 for timing details.

## TABLE 21-2: TIMER1/3/5 GATE ENABLE SELECTIONS

TMRxCLK	TxGPOL	TxG	Timer1/3/5 Operation
$\uparrow$	1	1	Counts
$\uparrow$	1	0	Holds Count
$\uparrow$	0	1	Holds Count
$\uparrow$	0	0	Counts

-n/n = Value at POR and BOR/Value at all other Resets

q = Value depends on condition

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_		_			ISM<4:0>				
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					

#### REGISTER 26-4: CWGxISM: CWGx INPUT SELECTION REGISTER

#### bit 7-5 Unimplemented Read as '0'

u = Bit is unchanged

'1' = Bit is set

bit 4-0 ISM<4:0>: CWG Data Input Selection Multiplexer Select bits

x = Bit is unknown

'0' = Bit is cleared

ICM (4:0)	CWG1	CWG2	CWG3
15101<4:0>	Input Selection	Input Selection	Input Selection
11111-10011	Reserved	Reserved	Reserved
10010	CLC4_out	CLC4_out	CLC4_out
10001	CLC3_out	CLC3_out	CLC3_out
10000	CLC2_out	CLC2_out	CLC2_out
01111	CLC1_out	CLC1_out	CLC1_out
01110	DSM_out	DSM_out	DSM_out
01101	CMP2OUT	CMP2OUT	CMP2OUT
01100	CMP1OUT	CMP10UT	CMP1OUT
01011	NCO10UT	NCO10UT	NCO10UT
01010-01001	Reserved	Reserved	Reserved
01000	PWM8OUT	PWM8OUT	PWM8OUT
00111	PWM7OUT	PWM7OUT	PWM7OUT
00110	PWM6OUT	PWM6OUT	PWM6OUT
00101	PWM5OUT	PWM5OUT	PWM5OUT
00100	CCP4_out	CCP4_out	CCP4_out
00011	CCP3_out	CCP3_out	CCP3_out
00010	CCP2_out	CCP2_out	CCP2_out
00001	CCP1_out	CCP1_out	CCP1_out
00000	Pin selected by CWG1PPS	Pin selected by CWG2PPS	Pin selected by CWG3PPS

FIGURE 30-5:	Carrier Low Synchronization (CHSYNC = 0, CLSYNC = 1)
carrier_high	
carrier_low	
modulator	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State	carrier_high





When TXMTIF goes true, indicating the transmit shift register has completed sending the last byte in the frame, the TX output is held in Idle state for the number of half-bit periods selected by the STP bits in the UxCON2 register.

After the last Stop bit, the TX output is held in Idle state for an additional wait time determined by the half-bit period count in the UxP1 register. For example, a 2450 µs delay (~6 half-bit times) requires a value of 6 in UxP1L.

Any writes to the UxTXB register that occur after TXMTIF goes true, but before the UxP1 wait time expires, are held and then transmitted immediately following the wait time. If a backward frame is received during the wait time, any bytes that may have been written to UxTXB will be transmitted after completion of the backward frame reception plus the UxP1 wait time.

The wait timer is reset by the backward frame and starts over immediately following the reception of the Stop bits of the backward frame. Data pending in the transmit shift register will be sent when the wait time elapses.

To replace or delete any pending forward frame data, the TXBE bit needs to be set to flush the shift register and transmit buffer. A new control byte can then be written to the UxTXB register. The control byte will be held in the buffer and sent at the beginning of the next forward frame following the UxP1 wait time.

In Control Device mode, PERIF is set when a forward frame is received. This helps the software to determine whether the received byte is part of a forward frame from a Control Device (either from the Control Device under consideration or from another Control Device on the bus) or a backward frame from a Control Gear.

## 31.6.2 CONTROL GEAR

The Control Gear mode is configured with the following settings:

- MODE = 0b1001
- TXEN = 1
- RXEN = 1
- UxP1 = Back Frames are held for transmission this number of half-bit periods after the completion of a Forward Frame.

 UxP2 = Forward/Back Frame threshold delimiter. Idle periods more than this number of half-bit periods are detected as Forward Frames.

- UxBRGH:L = Value to achieve 1200 baud rate
- TXPOL = appropriate polarity for interface circuit
- RXPOL = same as TXPOL
- STP = 0b10 for two Stop bits
- RxyPPS = TX pin output code
- TX pin TRIS control = 0
- RXPPS = RX pin selection code
- RX pin TRIS control = 1
- Input pin ANSEL bit = 0
- ON = 1

The UART starts listening for a forward frame when the Control Gear mode is entered. Only the frames that follow an Idle period longer than UxP2 half-bit periods are detected as forward frames. Backward frames from other Control Gear are ignored. Only forward frames will be stored in UxRXB. This is necessary because a backward frame can be sent only as a response to a forward frame.

The forward frame is received one byte at a time in the receive FIFO and retrieved by reading the UxRXB register. The end of the forward frame starts a timer to delay the backward frame response by wait time equal to the number of half-bit periods stored in UxP1.

The data received in the forward frame is processed by the application software. If the application decides to send a backward frame in response to the forward frame, the value of the backward frame is written to UxTXB. This value is held for transmission in the transmit shift register until the wait time expires and is then transmitted.

If the backward frame data is written to UxTXB after the wait time has expired, it is held in the UxTXB register until the end of the wait time following the next forward frame. The TXMTIF bit is false when the backward frame data is held in the transmit shift register. Receiving a UxRXIF interrupt before the TXMTIF goes true indicates that the backward frame write was too late and another forward frame. The pending backward frame has to be flushed by setting the TXBE bit, to prevent it from being sent after the next Forward Frame.

## 31.9 Stop Bits

The number of Stop bits is user selectable with the STP bits in the UxCON2 register. The STP bits affect all modes of operation.

Stop bits selections include:

- 1 transmit with receive verify on first
- 1.5 transmit with receive verify on first
- · 2 transmit with receive verify on both
- · 2 transmit with receive verify on first only

In all modes, except DALI, the transmitter is idle for the number of Stop bit periods between each consecutively transmitted word. In DALI, the Stop bits are generated after the last bit in the transmitted data stream.

The input is checked for the idle level in the middle of the first Stop bit, when receive verify on first is selected, as well as in the middle of the second Stop bit, when verify on both is selected. If any Stop bit verification indicates a non-idle level, the framing error FERIF bit is set for the received word.

#### 31.9.1 DELAYED UXRXIF

When operating in Half-Duplex mode, where the microcontroller needs to reverse the transceiver direction after a reception, it may be more convenient to hold off the UxRXIF interrupt until the end of the Stop bits to avoid line contention. The user selects when the UxRXIF interrupt occurs with the STPMD bit in the UxFIFO register. When STPMD is '1', the UxRXIF occurs at the end of the last Stop bit. When STPMD is '0', UxRXIF occurs when the received byte is stored in the receive FIFO. When STP < 1:0 > = 10, the store operation is performed in the middle of the second Stop bit, otherwise, it is performed in the middle of the first Stop bit. The FERIF and PERIF interrupts are not delayed with STPMD. Only UxRXIF is delayed when STPMD is set and should be the only indicator for reversing transceiver direction.

## 31.10 Operation after FIFO overflow

The Receive Shift Register (RSR) can be configured to stop or continue running during a receive FIFO overflow condition. Stopped operation is the Legacy mode.

When the RSR continues to run during an overflow condition, the first word received after clearing the overflow will always be valid.

When the RSR is stopped during an overflow condition, synchronization with the Start bits is lost. Therefore, the first word received after the overflow is cleared may start in the middle of a word.

Operation during overflow is selected with the RUNOVF bit in the UxCON2 register. Setting the RUNOVF bit selects the run during overflow method.

## 31.11 Receive and Transmit Buffers

The UART uses small buffer areas to transmit and receive data. These are sometimes referred to as FIFOs.

The receiver has a Receive Shift Register (RSR) and two buffer registers. The buffer at the top of the FIFO (earliest byte to enter the FIFO) is by retrieved by reading the UxRXB register.

The transmitter has one Transmit Shift Register (TSR) and one buffer register. Writes to UxTXB go to the transmit buffer then immediately to the TSR, if it is empty. When the TSR is not empty, writes to UxTXB are held then transferred to the TSR when it becomes available.

#### 31.11.1 FIFO STATUS

The UxFIFO register contains several status bits for determining the state of the receive and transmit buffers.

The RXBE bit indicates that the receive FIFO is empty. This bit is essentially the inverse of UxRXIF. The RXBF bit indicates that the receive FIFO is full.

The transmitter has only one buffer register so the status bits are essentially a copy and inverse of the UxTXIF bit. The TXBE bit indicates that the buffer is empty (same as UxTXIF) and the TXBF bit indicates that the buffer is full (UxTXIF inverse). A third transmitter status bit, TXWRE (transmit write error), is set whenever a UxTXB write is performed when the TXBF bit is set. This indicates that the write was unsuccessful.

## 31.11.2 FIFO RESET

All modes support resetting the receive and transmit buffers.

The receive buffer is flushed and all unread data discarded when the RXBE bit in the UxFIFO register is written to '1'. The MOVWF instruction with the TXBE bit cleared should be used to avoid inadvertently clearing a byte pending in the TSR when UxTXB is empty.

Data written to UxTXB when TXEN is low will be held in the Transmit Shift Register (TSR) then sent when TXEN is set. The transmit buffer and inactive TSR are flushed by setting the TXBE bit in the UxFIFO register. Setting TXBE while a character is actively transmitting from the TSR will complete the transmission without being flushed.

Clearing the ON bit will discard all received data and transmit data pending in the TSR and UxTXB.

#### REGISTER 31-8: UxBRGL: UART BAUD RATE GENERATOR LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	BRG<7:0>									
bit 7							bit 0			
Legend:										
R = Readable I	bit	W = Writable bit U = Unimplemented bit, r			mented bit, read	d as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other F			other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							

bit 7-0 BRG<7:0>: Least Significant Byte of Baud Rate Generator

#### REGISTER 31-9: UxBRGH: UART BAUD RATE GENERATOR HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
BRG<15:8>								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 BRG<15:8>: Most Significant Byte of Baud Rate Generator

**Note 1:** The UxBRG registers should only be written when ON = 0.

**2:** Maximum BRG value when MODE = 100x and BRGS = 1 is 0x7FFE.

**3:** Maximum BRG value when MODE = '100x' and BRGS = 0 is 0x1FFE.

#### 32.5.6 MASTER MODE SPI CLOCK CONFIGURATION

#### 32.5.6.1 SPI Clock Selection

The clock source for SPI master modes is selected by the SPIxCLK register. Selections include the following:

- Fosc
- HFINTOSC
- CLKREF
- Timer0\_overflow
- Timer2\_Postscaled
- Timer4\_Postscaled
- Timer6\_Postscaled
- SMT\_match

The SPIxBAUD register allows for dividing this clock. The frequency of the SCK output is defined by Equation 32-1:

#### EQUATION 32-1: FREQUENCY OF SCK OUTPUT SIGNAL

 $F_{BAUD} = \frac{F_{CSEL}}{(2 \cdot (BAUD + 1))}$ 

where FBAUD is the baud rate frequency output on the SCK pin, FCSEL is the frequency of the input clock selected by the SPIxCLK register, and BAUD is the value contained in the SPIxBAUD register.

## 32.5.6.2 CKE, CKP and SMP

The CKP, CKE, and SMP bits control the relationship between the SCK clock output, SDO output data changes, and SDI input data sampling. The bit functions are as follows:

- CKP SCK output polarity
- CKE SDO output change relative to the SCK clock
- SMP SDI input sampling relative to the clock edges

The CKE bit, when set, inverts the low Idle state of the SCK output to a high Idle state.

Figure 32-7 through Figure 32-10 illustrate the eight possible combinations of the CKP, CKE, and SMP bit selections.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. When the CKE bit is cleared, the SDO data is undefined prior to the first SCK edge.

Note: All timing diagrams assume the LSBF bit of SPIxCON0 is cleared.

## 33.4.3.2 Slave Transmission (7-bit Addressing Mode)

This section describes the sequence of events for the  $I^2C$  module configured as an  $I^2C$  slave in 7-bit Addressing mode and is transmitting data. Figure 33-9 and Figure 33-10 are used as a visual reference for this description.

- Master asserts Start condition (can also be a restart) on the bus. Start condition Interrupt Flag (SCIF) in I2CxPIR register is set.
- 2. If Start condition interrupt is enabled (SCIE bit is set), generic interrupt I2CxIF is set.
- Master transmits eight bits 7-bit address and R/W = 1.
- Received address is compared with the values in I2CxADR0/I2CxADR1/I2CxADR2/I2CxADR3 registers. Refer to Section 33.4.1 "Slave Addressing Modes" for Slave Addressing modes
- 5. If address matches; SMA in I2CxSTAT0 register is set, R/W is copied to R/W bit, D/A bit is cleared. If the address does not match; module becomes idle.
- 6. The matched address data is loaded into I2CxADB0 and ADRIF in I2CxPIR register is set.
- If Address hold interrupt is enabled (ADRIE = 1), CSTR is set. I2CxIF is set. Slave software can read address from I2CxADB0 and set/clear ACKDT before releasing SCL. SCL line can be released by clearing CSTR.
- If the transmit buffer is empty from the previous transaction, i.e. TXBE = 1 and I2CxCNT!= 0 (I2CxTXIF = 1), CSTR is set. Slave software must load data into I2CxTXB to release SCL. I2CxCNT decrements after the byte is loaded into the shift register.
- 9. Slave hardware waits for 9th SCL pulse with ACK data from Master.
- 10. If I2CxCNT = 0, CNTIF is set.
- 11. If the Acknowledge interrupt and hold is enabled (ACKTIE = 1), CSTR is set, I2CxIF is set.
- 12. Slave software can change the value of ACKDT before releasing SCL by clearing CSTR.
- 13. Master sends eight SCL pulses to clock out data or asserts a Stop condition to end the transaction.
- 14. Go to step 8.

R-0/0	R-0/0	R-0/0	R/HS/HC-0/0	U-0	R-0/0	R-0/0	R-0/0	
AOV	UTHR	LTHR	MATH	-		STAT<2:0>		
bit 7	·	•					bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'		
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value	at POR and BC	OR/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared	HS/HC = Bit	is set/cleared b	y hardware		
bit 7	<b>AOV</b> : ADC Ac 1 = ADC accu 0 = ADC accu	ccumulator Ov umulator or AD umulator, ADC	erflow bit C filter or ERR filter and ERR	calculation ha	ve overflowed	ed		
bit 6	UTHR: ADC Module Greater-than Upper Threshold Flag bit 1 = ERR >UTH 0 = ERR ≤ UTH							
bit 5	<b>LTHR</b> : ADC M 1 = ERR < LT 0 = ERR ≥ LT	/lodule Less-th ˈH ˈH	an Lower Thres	shold Flag bit				
bit 4	<b>MATH</b> : ADC Module Computation Status bit 1 = Registers ACC, FLTR, UTH, LTH and the AOV bit are updating or have already updated 0 = Associated registers/bits have not changed since this bit was last cleared							
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0	<ul> <li>STAT&lt;2:0&gt;: ADC Module Cycle Multistage Status bits<sup>(1)</sup></li> <li>111 = ADC module is in 2<sup>nd</sup> conversion stage</li> <li>110 = ADC module is in 2<sup>nd</sup> acquisition stage</li> <li>101 = ADC module is in 2<sup>nd</sup> precharge stage</li> <li>100 = Not used</li> <li>011 = ADC module is in 1<sup>st</sup> conversion stage</li> <li>010 = ADC module is in 1<sup>st</sup> acquisition stage</li> <li>010 = ADC module is in 1<sup>st</sup> precharge stage</li> <li>001 = ADC module is in 1<sup>st</sup> precharge stage</li> <li>001 = ADC module is in 1<sup>st</sup> precharge stage</li> <li>001 = ADC module is in 1<sup>st</sup> precharge stage</li> <li>000 = ADC module is not converting</li> </ul>							

#### REGISTER 36-5: ADSTAT: ADC STATUS REGISTER

**Note 1:** If CS = 1, and FOSC<FRC, these bits may be invalid.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			ADCAP<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all	other Resets
'1' = Bit is set '0' = Bit is cleared							
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	oit 7-5       Unimplemented: Read as '0'         ADCAP<4:0>: ADC Additional Sample Ca         11111 = 31 pF         11110 = 30 pF         11101 = 29 pF         • <tr< td=""><td>on bits</td><td></td><td></td></tr<>				on bits		

## REGISTER 36-13: ADCAP: ADC ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

#### REGISTER 36-14: ADRPT: ADC REPEAT SETTING REGISTER

	• • • • • • • • • • • • • • • • • • • •						
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			RPT<	<7:0>			
bit 7							bit 0
Legend:							

Logona.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-0 **RPT<7:0>**: ADC Repeat Threshold bits

Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 36-2 for more details.

## REGISTER 36-22: ADPREVH: ADC PREVIOUS RESULT REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			PRE\	/<15:8>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncha	nged	x = Bit is unknowr	ı	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cleared					

PREV<15:8>: Previous ADC Results bits					
If ADPSIS = 1:					
Upper byte of FLTR at the start of current ADC conversion					
If ADPSIS = 0:					
Upper bits of ADRES at the start of current ADC conversion <sup>(1)</sup>					

**Note 1:** If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the FM bit.

## REGISTER 36-23: ADPREVL: ADC PREVIOUS RESULT REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
	PREV<7:0>									
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	PREV<7:0>: Previous ADC Results bits					
	If ADPSIS = 1:					
	Lower byte of FLTR at the start of current ADC conversion					
	If ADPSIS = 0:					
	Lower bits of ADRES at the start of current ADC conversion <sup>(1)</sup>					

**Note 1:** If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the FM bit.

## 39.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The PIC18(L)F26/27/45/46/47/55/56/57K42 family of devices has a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point (positive going, negative going or both). If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt.

Complete control of the HLVD module is provided through the HLVDCON0 and HLVDCON1 register. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The module's block diagram is shown in Figure 39-1.

Since the HLVD can be software enabled through the EN bit, setting and clearing the enable bit does not produce a false HLVD event glitch. Each time the HLVD module is enabled, the circuitry requires some time to stabilize. The RDY bit (HLVDCON0<4>) is a read-only bit used to indicate when the band gap reference voltages are stable.

The module can only generate an interrupt after the module is turned ON and the band gap reference voltages are ready.

The INTH and INTL bits determine the overall operation of the module. When INTH is set, the module monitors for rises in VDD above the trip point set by the HLVDCON1 register. When INTL is set, the module monitors for drops in VDD below the trip point set by the HLVDCON1 register. When both the INTH and INTL bits are set, any changes above or below the trip point set by the HLVDCON1 register can be monitored.

The OUT bit can be read to determine if the voltage is greater than or less than the voltage level selected by the HLVDCON1 register.

Mnemonic,		Description	Civalaa	16-Bit Instruction Word				Status	Notoo
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	INTED FI	LE REGISTER INSTRUCTIONS	•					•	•
ADDWF	f, d ,a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	
MOVF	f, d, a	Move f to WREG or f	1	0101	00da	ffff	ffff	Z, N	
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	2, 3
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVFFL	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to	3	0000	0000	0110	ffff	None	2
		g (full destination)		1111	ffff	ffff	ffgg		
		f <sub>d</sub> (full destination)3rd word		1111	dddd	dddd	gggg		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
BYTE-ORIE	NTED S							I	
CPFSEQ	f.a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	1
CPFSGT	f. a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	1
CPFSLT	f. a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1
DECFSZ	f. d. a	Decrement f. Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1
DCFSNZ	f. d. a	Decrement f. Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1
INCFSZ	f. d. a	Increment f. Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	1
INFSNZ	f. d. a	Increment f. Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1
BIT-ORIEN		REGISTER INSTRUCTIONS	, ,						
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	
BTG	f. d. a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	
BIT-ORIEN		P INSTRUCTIONS	<u> </u>	L					I
BTESC	fha	Bit Test f. Skin if Clear	1 (2 or 3)	1011	hhh-	ffff	ffff	None	1
BTESS	fh 2	Bit Test f Skin if Set	1(2  or  3)	1010	bbba bbba	1 I I I F F F F	1111 ffff	None	
51100	i, b, a		1 (2 01 3)	1010	nnng				<u> </u>

#### TABLE 41-2: INSTRUCTION SET

Note 1: If Program Counter (PC) is modified or a conditional test is true, the instruction requires an additional cycle. The extra cycle is executed as a NOP.

2: Some instructions are multi word instructions. The second/third words of these instructions will be decoded as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

3: f<sub>s</sub> and f<sub>d</sub> do not cover the full memory range. 2 MSBs of bank selection are forced to 'b00 to limit the range of these instructions to lower 4k addressing space.

CALLW	Subroutine Call Using WREG						
Syntax:	CALLW						
Operands:	None						
Operation:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$						
Status Affected:	None						
Encoding:	0000	0000	0001	0100			
Description	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR.						
Words:	1						
Cycles:	2						
Q Cycle Activity:							
	Q1	Q2	Q3	Q4			
	Decode	Read WREG	PUSH PC to stack	No operation			
	No operation	No opera- tion	No operation	No operation			
Example:	HERE	CALLW					
Before Instruction PC = PCLATH = PCLATU = W = After Instruction PC = TOS = PCLATH = PCLATU = W =	on = addres = 10h = 00h = 06h = addres = 10h = 00h	S (HERE Sh S (HERE	() (+ 2)				

CLRF	Clear f						
Syntax:	CLRF f{,;	a}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	0110	101a	fff	f	ffff		
Description:	Clears the or register. If 'a' is '0', ti If 'a' is '1', ti GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when tion 41.2.3 Oriented Ir eral Offset	Clears the contents of the specified register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 41.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Liter					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	5		Q4		
Decode	Read register 'f'	Proce Dat	ess a	reę	Write gister 'f'		
Example:	CLRF	FLAG_	REG,	1			
Before Instruction FLAG_REG = 5Ah After Instruction FLAG_REG = 00h							

Subtract Literal from FSR

1001

The 6-bit literal 'k' is subtracted from

the contents of the FSR specified by

Q3

Process

Data

ffkk

kkkk

Q4

Write to

destination

SUBFSR f, k  $0 \le k \le 63$ 

 $f \in [0, 1, 2]$  $FSR(f) - k \rightarrow FSRf$ 

None 1110

'f'. 1 1

Q2

Read

register 'f'

SUBFSR 2, 23h

03FFh

03DCh

SLEEP	Enter Sle	ep mode		SUBFSR	
Syntax:	SLEEP			Syntax:	
Operands:	None			Operands:	(
Operation:	$\begin{array}{l} 00h \rightarrow WD \\ 0 \rightarrow \underline{WDT} \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \underline{PD} \end{array}$	)T, postscaler,		Operation: Status Affected: Encoding:	1     
Status Affected:	TO, PD			Description:	
Encoding:	0000	0000 00	00 0011		1
Description:	The Power cleared. Th is set. Wat postscaler The proces with the os	r-down Status ne Time-out S chdog Timer a are cleared. ssor is put into cillator stoppe	bit (PD) is tatus bit (TO) and its o Sleep mode ed.	Words: Cycles: Q Cycle Activity: Q1 Decode	
Words:	1			200000	re
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4	Example:	
Decode	No operation	Process Data	Go to Sleep	Before Instruction FSR2	วท = เ
Example:	SLEEP			FSR2	=
Before Instruct TO = PD = After Instructio TO = PD =	tion ? ? on 1 † 0				

† If WDT causes wake-up, this bit is cleared.

## TABLE 44-6: I/O PORTS

Standard	d Operati	ing Conditions (unless otherwi	se stated)							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:								
D300		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$			
D301				_	0.15 Vdd	V	1.8V ≤ VDD < 4.5V			
D302		with Schmitt Trigger buffer		_	0.2 Vdd	V	2.0V ≤ VDD ≤ 5.5			
D303		with I <sup>2</sup> C levels		—	0.3 Vdd	V				
D304		with SMBus 2.0		_	0.8	V	2.7V ≤ VDØ ≤ 5.5V			
D305		with SMBus 3.0		—	0.8	V	1.8V ≤ VDØ ≤ 5.5V			
D306		MCLR	—	—	0.2 Vdd	V				
	Vih	Input High Voltage				,-				
		I/O PORT:								
D320		with TTL buffer	2.0	_	_	v	4.5V ≩ Vpp ≤ 5,5V			
D321			0.25 Vdd + 0.8	—		V	1.8V ⊊ VDD < 4.5V			
D322		with Schmitt Trigger buffer	0.8 VDD	_	`	N .	2.0V ≤ VDD ≤ 5.5V			
D323		with I <sup>2</sup> C levels	0.7 Vdd	_		$\rightarrow$				
D324		with SMBus 2.0	2.1			V	$2.7V \le VDD \le 5.5V$			
D325		with SMBus 3.0	1.35		$\backslash - \backslash$	У	$1.8V \leq V\text{DD} \leq 5.5V$			
D326		MCLR	0.7 VDD		$\backslash - \backslash$	$\sim_{V}$				
	lı∟	Input Leakage Current <sup>(1)</sup>	``	VV	$\overline{\checkmark}$					
D340		I/O Ports		± 5	125	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$			
D341		<		±5	± 1000	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, } 125^\circ\text{C} \end{split}$			
D342		MCLR <sup>(2)</sup>		± 50	± 200	nA	$\label{eq:VSS} \begin{split} Vss &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$			
	IPUR	Weak Pull-up Current	· · ·							
D350			25	120	200	μA	VDD = 3.0V, VPIN = VSS			
	Vol	Output Low Voltage	//							
D360		I/O ports	-	—	0.6	V	IOL = 10.0mA, VDD = 3.0V			
	Vон	Output High Voltage								
D370		I/Ø ports	VDD - 0.7			V	ЮН = 6.0 mA, VDD = 3.0V			
D380	Сю	All I/O pins	—	5	50	pF				

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

## 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length





Microchip Technology Drawing C04-105C Sheet 1 of 2