



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4523-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# 28/40/44-Pin, Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology

#### **Power Management Features:**

- · Run: CPU on, Peripherals on
- · Idle: CPU off, Peripherals on
- · Sleep: CPU off, Peripherals off
- Ultra Low 50 nA Input Leakage
- Run mode Currents Down to 11 μA Typical
- Idle mode Currents Down to 2.5 μA Typical
- Sleep mode Current Down to 100 μA Typical
- Timer1 Oscillator: 900 nA, 32 kHz, 2V
- Watchdog Timer: 1.4 μA, 2V Typical
- Two-Speed Oscillator Start-up

#### Flexible Oscillator Structure:

- · Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) Available for Crystal and Internal Oscillators
- · Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- · Internal Oscillator Block:
  - Fast wake from Sleep and Idle, 1 μs typical
  - 8 user-selectable frequencies, from 31 kHz to 8 MHz
  - Provides a complete range of clock speeds, from 31 kHz to 32 MHz, when used with PLL
- User-tunable to Compensate for Frequency Drift
- Secondary Oscillator using Timer1 @ 32 kHz
- · Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripheral clock stops

#### **Peripheral Highlights:**

- 12-Bit, Up to 13-Channel Analog-to-Digital Converter module (A/D):
  - Auto-acquisition capability
  - Conversion available during Sleep mode
- Dual Analog Comparators with Input Multiplexing
- High-Current Sink/Source 25 mA/25 mA
- Three Programmable External Interrupts
- Four Input Change Interrupts
- Up to Two Capture/Compare/PWM (CCP) modules, One with Auto-Shutdown (28-pin devices)
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart

### Peripheral Highlights (Continued):

- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all four modes) and I<sup>2</sup>C™ Master and Slave modes
- · Enhanced USART module:
  - Support for RS-485, RS-232 and LIN/J2602
  - RS-232 operation using internal oscillator block (no external crystal required)
  - Auto-wake-up on Start bit
  - Auto-Baud Detect (ABD)

#### **Special Microcontroller Features:**


- C Compiler Optimized Architecture: Optional Extended Instruction Set Designed to Optimize Re-Entrant Code
- 100,000 Erase/Write Cycle, Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle, Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: 100 Years Typical
- · Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT): Programmable Period, from 4 ms to 131s
- Single-Supply In-Circuit Serial Programming™ (ICSP™) via Two Pins
- · In-Circuit Debug (ICD) via Two Pins
- Operating Voltage Range: 2.0V to 5.5V
- Programmable, 16-Level High/Low-Voltage Detection (HLVD) module: Supports Interrupt on High/Low-Voltage Detection
- Programmable Brown-out Reset (BOR): With Software-Enable Option

Note: This document is supplemented by the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631). See Section 1.0 "Device Overview".

	Program Memory D		Data	Data Memory		40 0''	CCP/	MSSP		RT		T:
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	12-Bit A/D (ch)	ECCP (PWM)	SPI	Master I <sup>2</sup> C™	EUSA	Comp.	Timers 8/16-Bit
PIC18F2423	16K	8192	768	256	25	10	2/0	Υ	Υ	1	2	1/3
PIC18F2523	32K	16384	1536	256	25	10	2/0	Υ	Υ	1	2	1/3
PIC18F4423	16K	8192	768	256	36	13	1/1	Υ	Υ	1	2	1/3
PIC18F4523	32K	16384	1536	256	36	13	1/1	Υ	Υ	1	2	1/3

### Pin Diagrams (Continued)





- Note 1: It is recommended to connect the bottom pad of QFN package parts to Vss.
  - 2: RB3 is the alternate pin for CCP2 multiplexing.
  - 3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 "Oscillator Configurations" of the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631).

### 1.2 Other Special Features

- 12-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, thereby reducing code overhead.
- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write
  to their own program memory spaces under internal software control. By using a bootloader routine
  located in the protected Boot Block at the top of
  program memory, it is possible to create an
  application that can update itself in the field.
- Extended Instruction Set: The PIC18F2423/ 2523/4423/4523 family introduces an optional extension to the PIC18 instruction set that adds eight new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this
  module provides one, two or four modulated
  outputs for controlling half-bridge and full-bridge
  drivers. Other features include auto-shutdown, for
  disabling PWM outputs on interrupt or other select
  conditions, and auto-restart, to reactivate outputs
  once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN/J2602 bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- Extended Watchdog Timer (WDT): This
   Enhanced version incorporates a 16-bit prescaler,
   allowing an extended time-out range that is stable
   across operating voltage and temperature. See
   Section 4.0 "Electrical Characteristics" for
   time-out periods.

### 1.3 Details on Individual Family Members

Devices in the PIC18F2423/2523/4423/4523 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in these ways:

- · Flash Program Memory:
  - PIC18F2423/4423 devices 16 Kbytes
  - PIC18F2523/4523 devices 32 Kbytes
- · A/D Channels:
  - PIC18F2423/2523 devices 10
  - PIC18F4423/4523 devices 13
- I/O Ports:
  - PIC18F2423/2523 devices Three bidirectional ports
  - PIC18F4423/4523 devices Five bidirectional ports
- CCP and Enhanced CCP Implementation:
  - PIC18F2423/2523 devices Two standard CCP modules
  - PIC18F4423/4523 devices One standard CCP module and one ECCP module
- Parallel Slave Port Present only on PIC18F4423/4523 devices

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Members of the PIC18F2423/2523/4423/4523 family are available only as low-voltage devices, designated by "LF" (such as PIC18**LF**2423), and function over an extended VDD range of 2.0V to 5.5V.




TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber	Pin	Buffer	
Pin Name	PDIP, SOIC	QFN	Туре	Туре	Description
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0/AN12 RB0 INT0	21	18	I/O I	TTL ST	Digital I/O. External Interrupt 0.
FLT0 AN12			l I	ST Analog	PWM Fault input for CCP1. Analog Input 12.
RB1/INT1/AN10 RB1 INT1 AN10	22	19	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 1. Analog Input 10.
RB2/INT2/AN8 RB2 INT2 AN8	23	20	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 2. Analog Input 8.
RB3/AN9/CCP2 RB3 AN9 CCP2 <sup>(1)</sup>	24	21	I/O I I/O	TTL Analog ST	Digital I/O. Analog Input 9. Capture 2 input/Compare 2 output/PWM2 output.
RB4/KBI0/AN11 RB4 KBI0 AN11	25	22	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin.
RB5/KBI1/PGM RB5 KBI1 PGM	26	23	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	27	24	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	28	25	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

**Legend:** TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

P = Power

 $I^2C = I^2C^{\dagger M}/SMBus$ 

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS

Pin Name	Piı	n Numb	er	Pin	Buffer	Description
riii Naiile	PDIP	QFN	TQFP	Type	Type	Description
MCLR/VPP/RE3 MCLR	1	18	18	ı	ST	Master Clear (input) or programming voltage (input).  Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				I	ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;
CLKI				I	CMOS	analog otherwise.  External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

 $I^2C = I^2C^{\dagger M}/SMBus$ 

CMOS = CMOS compatible input or output

I = Input P = Power

**Note 1:** Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

CMOS = CMOS compatible input or output

**TABLE 1-3:** PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Decembries
Pin Name	PDIP	QFN	TQFP	Type	Type	Description
						PORTA is a bidirectional I/O port.
RA0/AN0 RA0	2	19	19	I/O	TTL	Digital I/O.
AN0				1/0	Analog	Analog Input 0.
RA1/AN1	3	20	20			
RA1				I/O	TTL	Digital I/O.
AN1				I	Analog	Analog Input 1.
RA2/AN2/VREF-/CVREF	4	21	21	1/0		District NO
RA2 AN2				I/O	TTL Analog	Digital I/O. Analog Input 2.
VREF-				i	Analog	Arialog input 2.  A/D reference voltage (low) input.
CVREF				0	Analog	Comparator reference voltage output.
RA3/AN3/VREF+	5	22	22			
RA3				I/O	TTL	Digital I/O.
AN3				1	Analog	Analog Input 3.
VREF+				ı	Analog	A/D reference voltage (high) input.
RA4/T0CKI/C1OUT RA4	6	23	23	I/O	ST	Digital I/O.
T0CKI				1/0	ST	Timer0 external clock input.
C1OUT				0	_	Comparator 1 output.
RA5/AN4/SS/HLVDIN/ C2OUT	7	24	24			
RA5				I/O	TTL	Digital I/O.
AN4				- 1	Analog	Analog Input 4.
SS				I	TTL	SPI slave select input.
HLVDIN				_ (	Analog	High/Low-Voltage Detect input.
C2OUT				0	_	Comparator 2 output.
RA6						See the OSC2/CLKO/RA6 pin.
RA7						See the OSC1/CLKI/RA7 pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input = Power = Output

 $I^2C = I^2C^{\dagger M}/SMBus$ 

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Dia Nama	Pi	n Numb	er	Pin	Buffer	B. c. colodian
Pin Name	PDIP	QFN	TQFP	Туре	Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	33	9	8	I/O I I	TTL ST ST Analog	Digital I/O. External Interrupt 0. PWM Fault input for Enhanced CCP1. Analog Input 12.
RB1/INT1/AN10 RB1 INT1 AN10	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 1. Analog Input 10.
RB2/INT2/AN8 RB2 INT2 AN8	35	11	10	I/O I I	TTL ST Analog	Digital I/O. External Interrupt 2. Analog Input 8.
RB3/AN9/CCP2 RB3 AN9 CCP2 <sup>(1)</sup>	36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog Input 9. Capture 2 input/Compare 2 output/PWM2 output.
RB4/KBI0/AN11 RB4 KBI0 AN11	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog Input 11.
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

 $I^2C = I^2C^{TM}/SMBus$ 

CMOS = CMOS compatible input or output

I = Input

P = Power

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Piı	n Numb	er	Pin	Buffer	Description
riii Naille	PDIP	QFN	TQFP	Type	Type	Description
						PORTC is a bidirectional I/O port.
RC0/T10S0/T13CKI RC0 T10S0 T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(2)</sup>	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output.
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced CCP1 output.
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL				I/O	I <sup>2</sup> C	Synchronous serial clock input/output for I <sup>2</sup> C™ mode.
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I <sup>2</sup> C	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

th CMOS levels I = Input P = Power

CMOS = CMOS compatible input or output

O = Output  $I^2C = I^2C^{TM}/SMBus$ 

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

# 2.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has 10 inputs for the PIC18F2423/2523 devices and 13 for the PIC18F4423/4523 devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

Of the ADCONx registers:

- ADCON0 (shown in Register 2-1) Controls the module's operation
- ADCON1 (Register 2-2) Configures the functions of the port pins
- ADCON2 (Register 2-3) Configures the A/D clock source, programmed acquisition time and justification

#### REGISTER 2-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-2 CHS<3:0>: Analog Channel Select bits

0000 = Channel 0 (AN0)

0001 = Channel 1 (AN1)

0010 = Channel 2 (AN2)

0011 = Channel 3 (AN3)

0100 = Channel 4 (AN4)

0101 = Channel 5 (AN5)(1,2)

0110 = Channel 6 (AN6)(1,2)

0111 = Channel 7 (AN7)<sup>(1,2)</sup>

1000 = Channel 8 (AN8)

1001 = Channel 9 (AN9)

1010 = Channel 10 (AN10)

1011 = Channel 11 (AN11)

1100 = Channel 12 (AN12

1101 = Unimplemented<sup>(2)</sup>

1110 = Unimplemented<sup>(2)</sup> 1111 = Unimplemented<sup>(2)</sup>

GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 ADON: A/D On bit

bit 1

1 = A/D Converter module is enabled

0 = A/D Converter module is disabled

**Note 1:** These channels are not implemented on PIC18F2423/2523 devices.

Performing a conversion on unimplemented channels will return a floating input measurement.

#### 2.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-3.

The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ .

After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

**Note:** When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 2-1 may be used. This equation assumes that 1/2 LSb error is used (4,096 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution

Example 2-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the application system assumptions shown in Table 2-1:

TABLE 2-1: TACQ ASSUMPTIONS

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	≤	1/2 LSb
VDD	=	$3V \rightarrow Rss = 4 \text{ k}\Omega$
Temperature	=	85°C (system maximum)

#### **EQUATION 2-1: ACQUISITION TIME**

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
```

### **EQUATION 2-2: A/D MINIMUM CHARGING TIME**

```
VHOLD = (VREF - (VREF/4096)) \cdot (1 - e^{(-TC/CHOLD(RIC + RSS + RS))})

or

TC = -(CHOLD)(RIC + RSS + RS) \ln(1/4096)
```

#### **EQUATION 2-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME**

```
 \begin{aligned} TACQ &= TAMP + TC + TCOFF \\ TAMP &= 0.2 \ \mu s \\ TCOFF &= (Temp - 25^{\circ}C)(0.02 \ \mu s/^{\circ}C) \\ &(85^{\circ}C - 25^{\circ}C)(0.02 \ \mu s/^{\circ}C) \\ &1.2 \ \mu s \\ \end{aligned}  Temperature coefficient is only required for temperatures > 25^{\circ}C. Below 25^{\circ}C, TCOFF = 0 ms.  TC &= -(CHOLD)(RIC + RSS + RS) \ln(1/4095) \ \mu s \\ &-(25 \ pF) \ (1 \ k\Omega + 4 \ k\Omega + 2.5 \ k\Omega) \ln(0.0004883) \ \mu s \\ &1.56 \ \mu s \\ \end{aligned}  TACQ  = 0.2 \ \mu s + 1.56 \ \mu s + 1.2 \ \mu s \\ &2.96 \ \mu s \end{aligned}
```

### 2.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M<3:0> bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location).

The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user or an appropriate TACQ time is selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

TABLE 2-3: REGISTERS ASSOCIATED WITH A/D OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	(Note 4)	
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	(Note 4)	
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	(Note 4)	
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	(Note 4)	
PIR2	OSCFIF	CMIF	_	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	(Note 4)	
PIE2	OSCFIE	CMIE	_	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	(Note 4)	
IPR2	OSCFIP	CMIP	_	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	(Note 4)	
ADRESH	A/D Result Register High Byte									
ADRESL	A/D Result	Register Lo	w Byte						(Note 4)	
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	(Note 4)	
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	(Note 4)	
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	(Note 4)	
PORTA	RA7 <sup>(2)</sup>	RA6 <sup>(2)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	(Note 4)	
TRISA	TRISA7 <sup>(2)</sup>	TRISA6 <sup>(2)</sup>	PORTA Da	ata Direction	Control Re	gister			(Note 4)	
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	(Note 4)	
TRISB	PORTB Dat	a Direction (	Control Reg	ister					(Note 4)	
LATB	PORTB Dat	a Latch Reg	ister (Read	and Write to	Data Latc	h)			(Note 4)	
PORTE <sup>(1)</sup>	_	_	_	_	RE3 <sup>(3)</sup>	RE2	RE1	RE0	(Note 4)	
TRISE <sup>(1)</sup>	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	(Note 4)	
LATE <sup>(1)</sup>	_	_	_	_	_	PORTE D	ata Latch Re	gister	(Note 4)	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

- Note 1: These registers and/or bits are not implemented on PIC18F2423/2523 devices and are read as '0'.
  - 2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.
  - 3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.
  - **4:** For these Reset values, see **Section 4.0 "Reset"** of the "*PIC18F2420/2520/4420/4520 Data Sheet"* (DS39631).

#### REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2423/2523/4423/4523

R	R	R	R	R	R	R	R
DEV11 <sup>(1)</sup>	DEV10 <sup>(1)</sup>	DEV9 <sup>(1)</sup>	DEV8 <sup>(1)</sup>	DEV7 <sup>(1)</sup>	DEV6 <sup>(1)</sup>	DEV5 <sup>(1)</sup>	DEV4 <sup>(1)</sup>
bit 7							bit 0

Legend:


R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7-0 **DEV<11:4>:** Device ID bits<sup>(1)</sup>

These bits are used with the DEV<3:0> bits in Device ID Register 1 to identify the part number.

0001 0001 = PIC18F2423/2523 devices 0001 0000 = PIC18F4423/4523 devices

**Note 1:** These values for DEV<11:4> may be shared with other devices. The specific device is always identified by using the entire DEV<11:0> bit sequence.



**Note:** VDDAPPMIN is the minimum voltage of the PIC<sup>®</sup> device in the application.

TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F2423/2523/4423/4523 (INDUSTRIAL) PIC18LF2423/2523/4423/4523 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Max	Units		Conditions
A01	NR	Resolution	_	_	12	bit		$\Delta V$ REF $\geq 3.0V$
A03	EIL	Integral Linearity Error	_	<±1	±2.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±2.0	LSB	VDD = 5.0V	
A04	EDL	Differential Linearity Error	_	<±1	+1.5/-1.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	+1.5/-1.0	LSB	VDD = 5.0V	
A06	Eoff	Offset Error	_	<±1	±5	LSB	VDD = 3.0V	$\Delta V$ REF $\geq 3.0V$
			_	_	±3	LSB	VDD = 5.0V	
A07	Egn	Gain Error	_	<±1	±1.25	LSB	VDD = 3.0V	$\Delta V$ REF $\geq 3.0V$
			_	_	±2.00	LSB	VDD = 5.0V	
A10	_	Monotonicity	Guaranteed <sup>(1)</sup>		_		$Vss \leq Vain \leq Vref$	
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	3	_	VDD – VSS	V		For 12-bit resolution.
A21	VREFH	Reference Voltage High	Vss + 3.0V	_	VDD + 0.3V	V		For 12-bit resolution.
A22	VREFL	Reference Voltage Low	Vss - 0.3V	_	VDD - 3.0V	V		For 12-bit resolution.
A25	Vain	Analog Input Voltage	VREFL	_	VREFH	V		
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ		
A50	IREF	VREF Input Current <sup>(2)</sup>	_ _	_	5 150	μA μA		During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

<sup>2:</sup> VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSs, whichever is selected as the VREFL source.

NOTES:

### 5.0 PACKAGING INFORMATION

For packaging information, see **Section 28.0 "Packaging Information"** in the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631).

### **INDEX**

A		I		
A/D	25	Internet Address		. 51
A/D Converter Interrupt, Configuring	29	Interrupt Sources		
Acquisition Requirements	30	A/D Conversion Complete		. 29
ADCON0 Register	25			
ADCON1 Register	25	M		
ADCON2 Register		Microchip Internet Web Site		. 51
ADRESH Register	25, 28	Migration from Baseline to Enhanced Devices		. 46
ADRESL Register	25	Migration from High-End to Enhanced Devices		. 47
Analog Port Pins, Configuring		Migration from Mid-Range to Enhanced Devices		. 47
Associated Registers		D.		
Configuring the Module		Р		
Conversion Clock (TAD)		Packaging Information		. 43
Conversion Status (GO/DONE Bit)	28	Pin F <u>unctions</u>		
Conversions		MCLR/Vpp/RE3	,	, -
Converter Characteristics	40	OSC1/CLKI/RA7		
Discharge	33	OSC2/CLKO/RA6	14	, 18
Operation in Power-Managed Modes	32	RA0/AN0	15	, 19
Selecting and Configuring Acquisition Time		RA1/AN1	15	, 19
Special Event Trigger (CCP)		RA2/AN2/VREF-/CVREF	15	, 19
Use of the CCP2 Trigger		RA3/AN3/VREF+	15	, 19
Absolute Maximum Ratings		RA4/T0CKI/C1OUT	15	, 19
ADCON0 Register		RA5/AN4/SS/HLVDIN/C2OUT	15	, 19
GO/DONE Bit		RB0/INT0/FLT0/AN12	16	, 20
ADCON1 Register		RB1/INT1/AN10	16	, 20
ADCON2 Register		RB2/INT2/AN8	16	, 20
ADRESH Register		RB3/AN9/CCP2	16	, 20
ADRESL Register		RB4/KBI0/AN11	16	, 20
Analog-to-Digital Converter. See A/D.	20, 20	RB5/KBI1/PGM	16	. 20
Tritalog to Digital Convertor. Coc 7 vb.		RB6/KBI2/PGC		
В		RB7/KBI3/PGD	16	. 20
Block Diagrams		RC0/T10S0/T13CKI		
A/D	28	RC1/T1OSI/CCP2		
Analog Input Model		RC2/CCP1		,
PIC18F2423/2523 (28-Pin)		RC2/CCP1/P1A		
PIC18F4423/4523 (40/44-Pin)		RC3/SCK/SCL		
1 10 101 4423/4323 (40/44-1 111)	10	RC4/SDI/SDA		,
C		RC5/SDO		
Compare (CCP Module)		RC6/TX/CK		
Special Event Trigger	34	RC7/RX/DT		
Conversion Considerations		RD0/PSP0		
Customer Change Notification Service		RD1/PSP1		
Customer Notification Service		RD2/PSP2		
Customer Support		RD3/PSP3		
Customer Support		RD4/PSP4		
D		RD5/PSP5/P1B		
Device Differences	45	RD6/PSP6/P1C		
Device Overview		RD7/PSP7/P1D		
Details on Individual Family Members		RE0/RD/AN5		
Features (table)		RE1/WR/AN6		
New Core Features		RE2/CS/AN7		
Other Special Features				
Documentation	10	VDD		, -
	0	Vss	17,	, 23
Related Data Sheet	9	Pinout I/O Descriptions		
E		PIC18F2423/2523		
Electrical Characteristics	27	PIC18F4423/4523		. 18
	J1	Power-Managed Modes		
Equations  A/D Acquisition Time	20	and A/D Operation		. 32
A/D Minimum Charging Time				
A/D Minimum Charging Time	30			
Calculating the Minimum Required	20			
Acquisition Time				
Errata	გ			

R	
Reader Response	52
Registers	
ADCON0 (A/D Control 0)	25
ADCON1 (A/D Control 1)	26
ADCON2 (A/D Control 2)	27
DEVID1 (Device ID 1)	35
DEVID2	
(Device ID 2)	36
Revision History	45
S	
Special Features of the CPU	35

I	
Timing Diagrams	
A/D Conversion	41
Timing Diagrams and Specifications	
A/D Conversion Requirements	41
V	
Voltage-Frequency Graphics	
PIC18F2423/2523/4423/4523 (Extended)	38
PIC18F2423/2523/4423/4523 (Industrial)	38
PIC18LF2423/2523/4423/4523 (Industrial)	39
W	
WWW Address	51
WWW On-Line Support	8