



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4523-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Table of Contents

1.0	Device Overview	9
2.0	12-Bit Analog-to-Digital Converter (A/D) Module	
3.0	Special Features of the CPU	
4.0	Electrical Characteristics	
5.0	Packaging Information	43
Appe	ndix A: Revision History	
	ndix B: Device Differences	
Appe	ndix C: Conversion Considerations	46
	ndix D: Migration from Baseline to Enhanced Devices	
Appe	ndix E: Migration from Mid-Range to Enhanced Devices	47
	ndix F: Migration from High-End to Enhanced Devices	
The N	/licrochip Web Site	51
Custo	omer Change Notification Service	51
Custo	omer Support	51
Read	er Response	52
	uct Identification System	

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

PIC18F2423
 PIC18F2423
 PIC18F2523
 PIC18F4423
 PIC18F4423
 PIC18F4523
 PIC18LF4523

Note: This data sheet documents only the devices' features and specifications that are in addition to, or different from, the features and specifications of the PIC18F2420/2520/4420/4520 devices. For information on the features and specifications shared by the PIC18F2423/2523/4423/4523 and PIC18F2420/2520/4420/4520 devices, see the "PIC18F2420/2520/2520/4420/4520 Data Sheet" (DS39631).

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. On top of these features, the PIC18F2423/2523/4423/4523 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power-sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2423/2523/4423/4523 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller also can run
 with its CPU core disabled and the peripherals still
 active. In these states, power consumption can be
 reduced even further, to as little as 4% of normal
 operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 4.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2423/2523/4423/4523 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes with the same pin options as the External Clock modes.
- An internal oscillator block that offers eight clock frequencies: an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of six user-selectable clock frequencies, between 125 kHz to 4 MHz. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and Internal Oscillator modes, allowing clock speeds of up to 40 MHz from the HS clock source. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz, all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: Constantly monitors
 the main clock source against a reference signal
 provided by the internal oscillator. If a clock failure
 occurs, the controller is switched to the internal
 oscillator block, allowing for continued operation
 or a safe application shutdown.
- Two-Speed Start-up: Allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS

	Pin N	umber	Pin	Buffer	
Pin Name	PDIP, SOIC	QFN	Туре		Description
MCLR/VPP/RE3	1	26			Master Clear (input) or programming voltage (input).
MCLR			I	ST	Master Clear (Reset) input. This pin is an active-low
VPP			Р		Reset to the device. Programming voltage input.
RE3				ST	Digital input.
OSC1/CLKI/RA7	9	6		0.	Oscillator crystal or external clock input.
OSC1		Ü	I	ST	Oscillator crystal input or external clock source input.
					ST buffer when configured in RC mode; CMOS otherwise.
CLKI			I	CMOS	
					function, OSC1. (See related OSC1/CLKI, OSC2/CLKO
RA7			I/O	TTL	pins.) General purpose I/O pin.
OSC2/CLKO/RA6	10	7			Oscillator crystal or clock output.
OSC2		•	0	_	Oscillator crystal output. Connects to crystal or
					resonator in Crystal Oscillator mode.
CLKO			0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the
RA6			I/O	TTI	frequency of OSC1 and denotes the instruction cycle rate.
r\A0			1/0	TTL	General purpose I/O pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

 $^{2}C = I^{2}C^{\dagger M}/SMBus$

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number		Pin	Buffer	Description	
PIII Name	PDIP	QFN	TQFP	Type	Type	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				I	ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;
CLKI				I	CMOS	analog otherwise. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

 $I^2C = I^2C^{TM}/SMBus$

CMOS = CMOS compatible input or output

I = Input P = Power

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

CMOS = CMOS compatible input or output

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nama	Pin Number			Pin Buffer		Description	
Pin Name	PDIP	QFN	TQFP	Type	Type	Description	
DAG/ANG	•	19	19			PORTA is a bidirectional I/O port.	
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog Input 0.	
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog Input 1.	
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O 	TTL Analog Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input. Comparator reference voltage output.	
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.	
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	I/O I O	ST ST	Digital I/O. Timer0 external clock input. Comparator 1 output.	
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT	7	24	24	I/O 	TTL Analog TTL Analog —	Digital I/O. Analog Input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.	
RA6 RA7						See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.	

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input = Power = Output

 $I^2C = I^2C^{\dagger M}/SMBus$

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Namo	Pin Number		er	Pin	Buffer	Description
riii ivailie	PDIP	QFN	TQFP	Type	Type	Description
						PORTC is a bidirectional I/O port.
RC0/T10S0/T13CKI RC0 T10S0 T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output.
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced CCP1 output.
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL				I/O	I ² C	Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

s I = Input P = Power

CMOS = CMOS compatible input or output

O = Output

 $I^2C = I^2C^{TM}/SMBus$

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description	
Pin Name	PDIP	QFN	TQFP	Туре	Type	Description	
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled.	
RD0/PSP0 RD0 PSP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD1/PSP1 RD1 PSP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD2/PSP2 RD2 PSP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD3/PSP3 RD3 PSP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD4/PSP4 RD4 PSP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.	
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.	
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.	
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL —	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.	

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

 $I^2C = I^2C^{TM}/SMBus$

CMOS = CMOS compatible input or output

I = Input P = Power

... ------

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

NOTES:

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.


The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and A/D Interrupt Flag bit, ADIF, is set.

The block diagram of the A/D module is shown in Figure 2-1.

FIGURE 2-1: A/D BLOCK DIAGRAM



The value in the ADRESH:ADRESL registers is unknown following POR and BOR Resets and is not affected by any other Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see **Section 2.1 "A/D Acquisition Requirements"**.

After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.


The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - · Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on the A/D module (ADCON0)
- 2. Configure the A/D interrupt (if desired):
 - · Clear ADIF bit
 - · Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion by setting the GO/DONE bit (ADCON0<1>).


- 5. Wait for the A/D conversion to complete by either:
 - Polling for the GO/DONE bit to be cleared OR
 - · Waiting for the A/D interrupt
- Read the A/D Result registers (ADRESH:ADRESL) and clear the ADIF bit, if required.
- For the next conversion, go to step 1 or step 2, as required.

The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.









2.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-3.

The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω .

After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 2-1 may be used. This equation assumes that 1/2 LSb error is used (4,096 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 2-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the application system assumptions shown in Table 2-1:

TABLE 2-1: TACQ ASSUMPTIONS

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	≤	1/2 LSb
VDD	=	$3V \rightarrow Rss = 4 \text{ k}\Omega$
Temperature	=	85°C (system maximum)

EQUATION 2-1: ACQUISITION TIME

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
```

EQUATION 2-2: A/D MINIMUM CHARGING TIME

```
V_{HOLD} = (V_{REF} - (V_{REF}/4096)) \cdot (1 - e^{(-T_{C}/C_{HOLD}(R_{IC} + R_{SS} + R_{S}))})
or
T_{C} = -(C_{HOLD})(R_{IC} + R_{SS} + R_{S}) \ln(1/4096)
```

EQUATION 2-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

```
TACQ = TAMP + TC + TCOFF

TAMP = 0.2 \,\mu s

TCOFF = (Temp - 25°C)(0.02 \,\mu s/°C)
(85^{\circ}C - 25^{\circ}C)(0.02 \,\mu s/°C)
1.2 \,\mu s

Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 ms.

TC = -(CHOLD)(RIC + RSS + RS) ln(1/4095) \mu s
-(25 \,p F) (1 \,k \Omega + 4 \,k \Omega + 2.5 \,k \Omega) ln(0.0004883) \,\mu s
1.56 \,\mu s

TACQ = 0.2 \,\mu s + 1.56 \,\mu s + 1.2 \,\mu s
2.96 \,\mu s
```

2.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option of having an automatically determined acquisition time.

Acquisition time may be set with the ACQT<2:0> bits (ADCON2<5:3>), which provide a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition time is selected when ACQT<2:0> = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

2.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 13 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

2 Tosc4 Tosc64 Tosc

8 Tosc
 Internal RC Oscillator

16 Tosc

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD. (For more information, see parameter 130 on page 41.)

Table 2-2 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 2-2: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock So	Assumes TAD Min. = 0.8 μ s			
Operation	ADCS<2:0>	Maximum Fosc		
2 Tosc	000	2.50 MHz		
4 Tosc	100	5.00 MHz		
8 Tosc	001	10.00 MHz		
16 Tosc	101	20.00 MHz		
32 Tosc	010	40.00 MHz		
64 Tosc	110	40.00 MHz		
RC ⁽²⁾	x11	1.00 MHz ⁽¹⁾		

Note 1: The RC source has a typical TAD time of 2.5 μ s.

2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or a Fosc divider should be used instead; otherwise, the A/D accuracy specification may not be met.

TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F2423/2523/4423/4523 (INDUSTRIAL) PIC18LF2423/2523/4423/4523 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Max	Units		Conditions
A01	NR	Resolution	_	_	12	bit		ΔV REF $\geq 3.0V$
A03	EIL	Integral Linearity Error	_	<±1	±2.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±2.0	LSB	VDD = 5.0V	
A04	EDL	Differential Linearity Error	_	<±1	+1.5/-1.0	LSB	VDD = 3.0V	ΔV REF $\geq 3.0V$
			_	_	+1.5/-1.0	LSB	VDD = 5.0V	
A06	Eoff	Offset Error	_	<±1	±5	LSB	VDD = 3.0V	ΔV REF $\geq 3.0V$
			_	_	±3	LSB	VDD = 5.0V	
A07	Egn	Gain Error	_	<±1	±1.25	LSB	VDD = 3.0V	ΔV REF $\geq 3.0V$
			_	_	±2.00	LSB	VDD = 5.0V	
A10	_	Monotonicity	Gı	uarantee	d ⁽¹⁾	_		$Vss \leq Vain \leq Vref$
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	3	_	VDD - VSS	V		For 12-bit resolution.
A21	VREFH	Reference Voltage High	Vss + 3.0V	_	VDD + 0.3V	V		For 12-bit resolution.
A22	VREFL	Reference Voltage Low	Vss - 0.3V	_	VDD - 3.0V	V		For 12-bit resolution.
A25	Vain	Analog Input Voltage	VREFL	_	VREFH	V		
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ		
A50	IREF	VREF Input Current ⁽²⁾	_	_ _	5 150	μA μA		During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

^{2:} VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSs, whichever is selected as the VREFL source.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442". The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*". This Application Note is available as Literature Number DS00726.

NOTES:

INDEX

A		I		
A/D	25	Internet Address		. 51
A/D Converter Interrupt, Configuring	29	Interrupt Sources		
Acquisition Requirements	30	A/D Conversion Complete		. 29
ADCON0 Register	25			
ADCON1 Register	25	M		
ADCON2 Register		Microchip Internet Web Site		. 51
ADRESH Register	25, 28	Migration from Baseline to Enhanced Devices		. 46
ADRESL Register	25	Migration from High-End to Enhanced Devices		. 47
Analog Port Pins, Configuring		Migration from Mid-Range to Enhanced Devices		. 47
Associated Registers		D.		
Configuring the Module		Р		
Conversion Clock (TAD)		Packaging Information		. 43
Conversion Status (GO/DONE Bit)	28	Pin Functions		
Conversions		MCLR/Vpp/RE3	14,	, 18
Converter Characteristics	40	OSC1/CLKI/RA7		
Discharge	33	OSC2/CLKO/RA6	14	, 18
Operation in Power-Managed Modes		RA0/AN0	15	, 19
Selecting and Configuring Acquisition Time		RA1/AN1	15	, 19
Special Event Trigger (CCP)		RA2/AN2/VREF-/CVREF	15	, 19
Use of the CCP2 Trigger		RA3/AN3/VREF+	15	, 19
Absolute Maximum Ratings		RA4/T0CKI/C1OUT	15	, 19
ADCON0 Register		RA5/AN4/SS/HLVDIN/C2OUT	15.	. 19
GO/DONE Bit		RB0/INT0/FLT0/AN12		
ADCON1 Register		RB1/INT1/AN10	16	. 20
ADCON2 Register		RB2/INT2/AN8		
ADRESH Register		RB3/AN9/CCP2		,
ADREST Register		RB4/KBI0/AN11		,
Analog-to-Digital Converter. See A/D.	20, 20	RB5/KBI1/PGM		•
Analog-to-Digital Converter. See A/D.		RB6/KBI2/PGC		
В		RB7/KBI3/PGD		,
Block Diagrams		RC0/T10S0/T13CKI		
A/D	28	RC1/T10SI/CCP2		
Analog Input Model		RC2/CCP1		,
PIC18F2423/2523 (28-Pin)		RC2/CCP1/P1A		
PIC18F4423/4523 (40/44-Pin)		RC3/SCK/SCL		
FIG 101 4423/4323 (40/44-FIII)	13	RC4/SDI/SDA		,
C		RC5/SDO		
Compare (CCP Module)		RC6/TX/CK		
Special Event Trigger	3/	RC7/RX/DT		
Conversion Considerations		RD0/PSP0		
Customer Change Notification Service		RD1/PSP1		
Customer Notification Service		RD2/PSP2		
Customer Support		RD3/PSP3		
Customer Support		RD4/PSP4		
D		RD5/PSP5/P1B		
Device Differences	15	RD6/PSP6/P1C		
Device Overview		RD7/PSP7/P1D		
Details on Individual Family Members				
Features (table)		RE0/RD/AN5		
, ,		RE1/WR/AN6		
New Core Features Other Special Features		RE2/CS/AN7		
•	10	VDD		, -
Documentation	0	Vss	17,	, 23
Related Data Sheet	9	Pinout I/O Descriptions		
E		PIC18F2423/2523		
_	07	PIC18F4423/4523		. 18
Electrical Characteristics	31	Power-Managed Modes		
Equations	22	and A/D Operation		. 32
A/D Acquisition Time				
A/D Minimum Charging Time	30			
Calculating the Minimum Required				
Acquisition Time				
Errata	8			

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

RE:	Reader Response
	n: Name Company Address City / State / ZIP / Country Telephone: () FAX: ()
App	lication (optional):
Wo	ıld you like a reply?YN
Dev	ice: PIC18F2423/2523/4423/4523 Literature Number: DS39755C
Que	stions:
1.	What are the best features of this document?
2.	How does this document meet your hardware and software development needs?
3.	Do you find the organization of this document easy to follow? If not, why?
4.	What additions to the document do you think would enhance the structure and subject?
5.	What deletions from the document could be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what and where)?
7.	How would you improve this document?



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09