



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2523-i-ml

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM


CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

#### **Pin Diagrams (Continued)**





- Note 1: It is recommended to connect the bottom pad of QFN package parts to Vss.
  - 2: RB3 is the alternate pin for CCP2 multiplexing.
  - 3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 "Oscillator Configurations" of the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631).

#### 1.2 Other Special Features

- 12-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, thereby reducing code overhead.
- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write
  to their own program memory spaces under internal software control. By using a bootloader routine
  located in the protected Boot Block at the top of
  program memory, it is possible to create an
  application that can update itself in the field.
- Extended Instruction Set: The PIC18F2423/ 2523/4423/4523 family introduces an optional extension to the PIC18 instruction set that adds eight new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this
  module provides one, two or four modulated
  outputs for controlling half-bridge and full-bridge
  drivers. Other features include auto-shutdown, for
  disabling PWM outputs on interrupt or other select
  conditions, and auto-restart, to reactivate outputs
  once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN/J2602 bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- Extended Watchdog Timer (WDT): This
   Enhanced version incorporates a 16-bit prescaler,
   allowing an extended time-out range that is stable
   across operating voltage and temperature. See
   Section 4.0 "Electrical Characteristics" for
   time-out periods.

## 1.3 Details on Individual Family Members

Devices in the PIC18F2423/2523/4423/4523 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in these ways:

- · Flash Program Memory:
  - PIC18F2423/4423 devices 16 Kbytes
  - PIC18F2523/4523 devices 32 Kbytes
- · A/D Channels:
  - PIC18F2423/2523 devices 10
  - PIC18F4423/4523 devices 13
- I/O Ports:
  - PIC18F2423/2523 devices Three bidirectional ports
  - PIC18F4423/4523 devices Five bidirectional ports
- CCP and Enhanced CCP Implementation:
  - PIC18F2423/2523 devices Two standard CCP modules
  - PIC18F4423/4523 devices One standard CCP module and one ECCP module
- Parallel Slave Port Present only on PIC18F4423/4523 devices

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Members of the PIC18F2423/2523/4423/4523 family are available only as low-voltage devices, designated by "LF" (such as PIC18**LF**2423), and function over an extended VDD range of 2.0V to 5.5V.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number			Pin	Buffer	Description	
PIII Name	PDIP	QFN	TQFP	Type	Type	Description	
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input).  Master Clear (Reset) input. This pin is an active-low Reset to the device.	
VPP				Р		Programming voltage input.	
RE3				I	ST	Digital input.	
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;	
CLKI				I	CMOS	analog otherwise.  External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)	
RA7				I/O	TTL	General purpose I/O pin.	
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.	
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6				I/O	TTL	General purpose I/O pin.	

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

 $I^2C = I^2C^{TM}/SMBus$ 

CMOS = CMOS compatible input or output

I = Input P = Power

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

CMOS = CMOS compatible input or output

**TABLE 1-3:** PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nama	Pin Number			Pin Buffer		Description		
Pin Name	PDIP	QFN	TQFP	Type	Type	Description		
DAG/ANG	•	19	19			PORTA is a bidirectional I/O port.		
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog Input 0.		
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog Input 1.		
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O         	TTL Analog Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input. Comparator reference voltage output.		
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.		
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	I/O I O	ST ST	Digital I/O. Timer0 external clock input. Comparator 1 output.		
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT	7	24	24	I/O             	TTL Analog TTL Analog —	Digital I/O. Analog Input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.		
RA6 RA7						See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input = Power = Output

 $I^2C = I^2C^{\dagger M}/SMBus$ 

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number		er	Pin Buffer		Description
riii Naille	PDIP	QFN	TQFP	Type	Type	Description
						PORTC is a bidirectional I/O port.
RC0/T10S0/T13CKI RC0 T10S0 T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(2)</sup>	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output.
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced CCP1 output.
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode.
SCL				I/O	I <sup>2</sup> C	Synchronous serial clock input/output for I <sup>2</sup> C™ mode.
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I <sup>2</sup> C	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).

**Legend:** TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

s I = Input P = Power

CMOS = CMOS compatible input or output

O = Output

 $I^2C = I^2C^{TM}/SMBus$ 

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.


The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and A/D Interrupt Flag bit, ADIF, is set.

The block diagram of the A/D module is shown in Figure 2-1.

FIGURE 2-1: A/D BLOCK DIAGRAM



The value in the ADRESH:ADRESL registers is unknown following POR and BOR Resets and is not affected by any other Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see **Section 2.1 "A/D Acquisition Requirements"**.

After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.


The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - · Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on the A/D module (ADCON0)
- 2. Configure the A/D interrupt (if desired):
  - · Clear ADIF bit
  - · Set ADIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion by setting the GO/DONE bit (ADCON0<1>).


- 5. Wait for the A/D conversion to complete by either:
  - Polling for the GO/DONE bit to be cleared OR
  - · Waiting for the A/D interrupt
- Read the A/D Result registers (ADRESH:ADRESL) and clear the ADIF bit, if required.
- For the next conversion, go to step 1 or step 2, as required.

The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.









#### 2.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-3.

The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor, CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ .

After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

**Note:** When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 2-1 may be used. This equation assumes that 1/2 LSb error is used (4,096 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 2-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the application system assumptions shown in Table 2-1:

TABLE 2-1: TACQ ASSUMPTIONS

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	≤	1/2 LSb
VDD	=	$3V \rightarrow Rss = 4 \text{ k}\Omega$
Temperature	=	85°C (system maximum)

#### **EQUATION 2-1: ACQUISITION TIME**

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
```

#### **EQUATION 2-2: A/D MINIMUM CHARGING TIME**

```
V_{HOLD} = (V_{REF} - (V_{REF}/4096)) \cdot (1 - e^{(-T_{C}/C_{HOLD}(R_{IC} + R_{SS} + R_{S}))})
or
T_{C} = -(C_{HOLD})(R_{IC} + R_{SS} + R_{S}) \ln(1/4096)
```

#### **EQUATION 2-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME**

```
TACQ = TAMP + TC + TCOFF

TAMP = 0.2 \,\mu s

TCOFF = (Temp - 25°C)(0.02 \,\mu s/°C)
(85^{\circ}C - 25^{\circ}C)(0.02 \,\mu s/°C)
1.2 \,\mu s

Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 ms.

TC = -(CHOLD)(RIC + RSS + RS) ln(1/4095) \mu s
-(25 \,p F) (1 \,k \Omega + 4 \,k \Omega + 2.5 \,k \Omega) ln(0.0004883) \,\mu s
1.56 \,\mu s

TACQ = 0.2 \,\mu s + 1.56 \,\mu s + 1.2 \,\mu s
2.96 \,\mu s
```

## 2.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used. The ACQT<2:0> bits do not need to be adjusted as the ADCS<2:0> bits adjust the TAD time for the new clock speed. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D FRC clock to be selected. If bits, ACQT<2:0>, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

#### 2.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Analog conversion on pins configured as digital pins can be performed. The voltage on the pin will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
  - **3:** The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG<3:0> bits in ADCON1 are reset.

#### REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2423/2523/4423/4523

R	R	R	R	R	R	R	R
DEV11 <sup>(1)</sup>	DEV10 <sup>(1)</sup>	DEV9 <sup>(1)</sup>	DEV8 <sup>(1)</sup>	DEV7 <sup>(1)</sup>	DEV6 <sup>(1)</sup>	DEV5 <sup>(1)</sup>	DEV4 <sup>(1)</sup>
bit 7							bit 0

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7-0 **DEV<11:4>:** Device ID bits<sup>(1)</sup>

These bits are used with the DEV<3:0> bits in Device ID Register 1 to identify the part number.

0001 0001 = PIC18F2423/2523 devices 0001 0000 = PIC18F4423/4523 devices

**Note 1:** These values for DEV<11:4> may be shared with other devices. The specific device is always identified by using the entire DEV<11:0> bit sequence.

#### 4.0 ELECTRICAL CHARACTERISTICS

**Note:** Other than some basic data, this section documents only the PIC18F2423/2523/4423/4523 devices' specifications that differ from those of the PIC18F2420/2520/4420/4520 devices. For detailed information on the electrical specifications shared by the PIC18F2423/2523/4423/4523 and PIC18F2420/2520/4420/4520 devices, see the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631).

#### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, liκ (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loκ (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

- Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD  $\Sigma$  IOH} +  $\Sigma$  {(VDD VOH) x IOH} +  $\Sigma$ (VOL x IOL)
  - 2: Voltage spikes below Vss at the  $\overline{\text{MCLR}/\text{VPP/RE3}}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{\text{MCLR}/\text{VPP/RE3}}$  RE3 pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 4-1: PIC18F2423/2523/4423/4523 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)




FIGURE 4-2: PIC18F2423/2523/4423/4523 VOLTAGE-FREQUENCY GRAPH (EXTENDED)




TABLE 4-1: A/D CONVERTER CHARACTERISTICS: PIC18F2423/2523/4423/4523 (INDUSTRIAL) PIC18LF2423/2523/4423/4523 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Max	Units		Conditions
A01	NR	Resolution	_	_	12	bit		$\Delta V$ REF $\geq 3.0V$
A03	EIL	Integral Linearity Error	_	<±1	±2.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±2.0	LSB	VDD = 5.0V	
A04	EDL	Differential Linearity Error	_	<±1	+1.5/-1.0	LSB	VDD = 3.0V	$\Delta V$ REF $\geq 3.0V$
			_	_	+1.5/-1.0	LSB	VDD = 5.0V	
A06	Eoff	Offset Error	_	<±1	±5	LSB	VDD = 3.0V	$\Delta V$ REF $\geq 3.0V$
			_	_	±3	LSB	VDD = 5.0V	
A07	Egn	Gain Error	_	<±1	±1.25	LSB	VDD = 3.0V	$\Delta V$ REF $\geq 3.0V$
			_	_	±2.00	LSB	VDD = 5.0V	
A10	_	Monotonicity	Gı	uarantee	d <sup>(1)</sup>	_		$Vss \leq Vain \leq Vref$
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	3	_	VDD - VSS	V		For 12-bit resolution.
A21	VREFH	Reference Voltage High	Vss + 3.0V	_	VDD + 0.3V	V		For 12-bit resolution.
A22	VREFL	Reference Voltage Low	Vss - 0.3V	_	VDD - 3.0V	V		For 12-bit resolution.
A25	Vain	Analog Input Voltage	VREFL	_	VREFH	V		
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ		
A50	IREF	VREF Input Current <sup>(2)</sup>	_	_ _	5 150	μ <b>Α</b> μ <b>Α</b>		During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

<sup>2:</sup> VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSs, whichever is selected as the VREFL source.

FIGURE 4-4: A/D CONVERSION TIMING




TABLE 4-2: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18FXXXX	8.0	12.5 <sup>(1)</sup>	μS	Tosc based, VREF ≥ 3.0V
			PIC18 <b>LF</b> XXXX	1.4	25.0 <sup>(1)</sup>	μS	V <sub>DD</sub> = 3.0V; Tosc based, V <sub>REF</sub> full range
			PIC18FXXXX	_	1	μS	A/D RC mode
			PIC18 <b>LF</b> XXXX	_	3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition	on time) <sup>(2)</sup>	13	14	TAD	
132	TACQ	Acquisition Time <sup>(3)</sup>	1.4	_	μS		
135	Tswc	Switching Time from C	onvert → Sample	_	(Note 4)		
137	TDIS	Discharge Time		0.2	_	μS	

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

- 2: ADRES registers may be read on the following TcY cycle.
- 3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.
- 4: On the following cycle of the device clock.

# APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442". The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

# APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*". This Application Note is available as Literature Number DS00726.

### **INDEX**

A		I		
A/D	25	Internet Address		. 51
A/D Converter Interrupt, Configuring	29	Interrupt Sources		
Acquisition Requirements	30	A/D Conversion Complete		. 29
ADCON0 Register	25			
ADCON1 Register	25	M		
ADCON2 Register		Microchip Internet Web Site		. 51
ADRESH Register	25, 28	Migration from Baseline to Enhanced Devices		. 46
ADRESL Register	25	Migration from High-End to Enhanced Devices		. 47
Analog Port Pins, Configuring		Migration from Mid-Range to Enhanced Devices		. 47
Associated Registers		D.		
Configuring the Module		Р		
Conversion Clock (TAD)		Packaging Information		. 43
Conversion Status (GO/DONE Bit)	28	Pin Functions		
Conversions		MCLR/Vpp/RE3	14,	, 18
Converter Characteristics	40	OSC1/CLKI/RA7		
Discharge	33	OSC2/CLKO/RA6	14	, 18
Operation in Power-Managed Modes		RA0/AN0	15	, 19
Selecting and Configuring Acquisition Time		RA1/AN1	15	, 19
Special Event Trigger (CCP)		RA2/AN2/VREF-/CVREF	15	, 19
Use of the CCP2 Trigger		RA3/AN3/VREF+	15	, 19
Absolute Maximum Ratings		RA4/T0CKI/C1OUT	15	, 19
ADCON0 Register		RA5/AN4/SS/HLVDIN/C2OUT	15.	. 19
GO/DONE Bit		RB0/INT0/FLT0/AN12		
ADCON1 Register		RB1/INT1/AN10	16	. 20
ADCON2 Register		RB2/INT2/AN8		
ADRESH Register		RB3/AN9/CCP2		,
ADREST Register		RB4/KBI0/AN11		,
Analog-to-Digital Converter. See A/D.	20, 20	RB5/KBI1/PGM		•
Analog-to-Digital Converter. See A.D.		RB6/KBI2/PGC		
В		RB7/KBI3/PGD		,
Block Diagrams		RC0/T10S0/T13CKI		
A/D	28	RC1/T10SI/CCP2		
Analog Input Model		RC2/CCP1		,
PIC18F2423/2523 (28-Pin)		RC2/CCP1/P1A		
PIC18F4423/4523 (40/44-Pin)		RC3/SCK/SCL		
FIG 101 4423/4323 (40/44-FIII)	13	RC4/SDI/SDA		,
C		RC5/SDO		
Compare (CCP Module)		RC6/TX/CK		
Special Event Trigger	3/	RC7/RX/DT		
Conversion Considerations		RD0/PSP0		
Customer Change Notification Service		RD1/PSP1		
Customer Notification Service		RD2/PSP2		
Customer Support		RD3/PSP3		
Customer Support		RD4/PSP4		
D		RD5/PSP5/P1B		
Device Differences	15	RD6/PSP6/P1C		
Device Overview		RD7/PSP7/P1D		
Details on Individual Family Members				
Features (table)		RE0/RD/AN5		
, ,		RE1/WR/AN6		
New Core Features Other Special Features		RE2/CS/AN7		
•	10	VDD		, -
Documentation	0	Vss	17,	, 23
Related Data Sheet	9	Pinout I/O Descriptions		
E		PIC18F2423/2523		
_	07	PIC18F4423/4523		. 18
Electrical Characteristics	31	Power-Managed Modes		
Equations	22	and A/D Operation		. 32
A/D Acquisition Time				
A/D Minimum Charging Time	30			
Calculating the Minimum Required				
Acquisition Time				
Errata	8			

R	
Reader Response	52
Registers	
ADCON0 (A/D Control 0)	25
ADCON1 (A/D Control 1)	26
ADCON2 (A/D Control 2)	27
DEVID1 (Device ID 1)	35
DEVID2	
(Device ID 2)	36
Revision History	45
S	
Special Features of the CPU	35

I	
Timing Diagrams	
A/D Conversion	41
Timing Diagrams and Specifications	
A/D Conversion Requirements	41
V	
Voltage-Frequency Graphics	
PIC18F2423/2523/4423/4523 (Extended)	38
PIC18F2423/2523/4423/4523 (Industrial)	38
PIC18LF2423/2523/4423/4523 (Industrial)	39
W	
WWW Address	51
WWW On-Line Support	8

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

#### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

lo:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fro	m: Name	
	Company	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
App	olication (optional):	
Wou	uld you like a reply?YN	
Dev	rice: PIC18F2423/2523/4423/4523	Literature Number: DS39755C
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and software development needs?	
3.	Do you find the organization of this document easy to follow? If not, why?	
4.	What additions to the document do you think would enhance the structure and subject?	
5.	What deletions from the document could be made without affecting the overall usefulness?	
6.	s there any incorrect or misleading information (what and where)?	
7.	How would you improve this document?	
••	Tien heard year improve the decarront.	