

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4523-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.


© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.




QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Pin Diagrams



Pin Diagrams (Continued)







FIGURE 1-1: PIC18F2423/2523 (28-PIN) BLOCK DIAGRAM

Note 1: CCP2 is multiplexed with RC1 when Configuration bit, CCP2MX, is set or RB3 when CCP2MX is not set.

2: RE3 is only available when MCLR functionality is disabled.

3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 "Oscillator Configurations" of the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631).



- **2:** RE3 is only available when MCLR functionality is disabled.
- 3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, see Section 2.0 "Oscillator Configurations" of the "PIC18F2420/2520/4420/4520 Data Sheet" (DS39631).

	Pin N	Pin Number		Buffer					
Pin Name	PDIP, SOIC	QFN Typ		винег Туре	Description				
					PORTA is a bidirectional I/O port.				
RA0/AN0	2	27							
RA0			I/O	TTL	Digital I/O.				
AN0			I	Analog	Analog Input 0.				
RA1/AN1	3	28							
RA1			I/O	TTL	Digital I/O.				
AN1			I	Analog	Analog Input 1.				
RA2/AN2/VREF-/CVREF	4	1							
RA2			I/O	TTL	Digital I/O.				
AN2			I	Analog					
VREF-				Analog					
CVREF			0	Analog	Comparator reference voltage output.				
RA3/AN3/VREF+	5	2							
RA3			I/O	TTL	Digital I/O.				
AN3				Analog					
VREF+				Analog	A/D reference voltage (high) input.				
RA4/T0CKI/C1OUT	6	3							
RA4			I/O	ST	Digital I/O.				
TOCKI				ST	Timer0 external clock input.				
C1OUT			0		Comparator 1 output.				
RA5/AN4/SS/HLVDIN/	7	4							
C2OUT			1/0						
RA5 AN4			I/O		Digital I/O. Analog Input 4.				
AN4 SS				Analog TTL	SPI slave select input.				
HLVDIN				Analog					
C2OUT	1		Ö		Comparator 2 output.				
RA6			-		See the OSC2/CLKO/RA6 pin.				
RA7					See the OSC1/CLKI/RA7 pin.				
		ام ام	<u> </u>						
Legend: TTL = TTL c ST = Schm					CMOS = CMOS compatible input or output vels I = Input				
O = Outpu			with C	INICS IE	P = Power				

TABLE 1-2:	PIC18F2423/2523 PINOUT I/O DESCRIPTIONS	

$$O = Output$$

$$I^2C = I^2C^{\text{TM}}/\text{SMBus}$$

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

	Pin Number		Pin	Buffer					
Pin Name	PDIP, SOIC	QFN	Туре		Description				
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.				
RB0/INT0/FLT0/AN12	21	18							
RB0		10	I/O	TTL	Digital I/O.				
INT0			I	ST	External Interrupt 0.				
FLT0			I	ST	PWM Fault input for CCP1.				
AN12			I	Analog	Analog Input 12.				
RB1/INT1/AN10	22	19							
RB1			I/O	TTL	Digital I/O.				
INT1			I	ST	External Interrupt 1.				
AN10			I	Analog	Analog Input 10.				
RB2/INT2/AN8	23	20							
RB2			I/O	TTL	Digital I/O.				
INT2			I	ST	External Interrupt 2.				
AN8			I	Analog	Analog Input 8.				
RB3/AN9/CCP2	24	21							
RB3			I/O	TTL	Digital I/O.				
AN9			I	Analog	Analog Input 9.				
CCP2 ⁽¹⁾			I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.				
RB4/KBI0/AN11	25	22							
RB4			I/O	TTL	Digital I/O.				
KBI0			I	TTL	Interrupt-on-change pin.				
AN11			I	Analog	Analog Input 11.				
RB5/KBI1/PGM	26	23							
RB5			I/O	TTL	Digital I/O.				
KBI1			I	TTL	Interrupt-on-change pin.				
PGM			I/O	ST	Low-Voltage ICSP [™] Programming enable pin.				
RB6/KBI2/PGC	27	24							
RB6			I/O	TTL	Digital I/O.				
KBI2			I	TTL	Interrupt-on-change pin.				
PGC			I/O	ST	In-Circuit Debugger and ICSP programming clock pin.				
RB7/KBI3/PGD	28	25							
RB7			I/O	TTL	Digital I/O.				
KBI3			Т	TTL	Interrupt-on-change pin.				
PGD			I/O	ST	In-Circuit Debugger and ICSP programming data pin.				
Legend: TTL = TTL co ST = Schmi O = Output	tt Trigge			MOS le	CMOS = CMOS compatible input or output vels I = Input P = Power				

TABLE 1-2: PIC18F2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

	Pin Nur	mber	Pin	Buffer				
Pin Name	PDIP, SOIC	QFN	Туре	Туре	Description			
					PORTC is a bidirectional I/O port.			
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	12	9	I/O I I/O	ST Analog ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output.			
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.			
RC3/SCK/SCL RC3 SCK SCL	14	11	I/O I/O I/O	ST ST I ² C	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.			
RC4/SDI/SDA RC4 SDI SDA	15	12	I/O I I/O	ST ST I ² C	Digital I/O. SPI data in. I ² C data I/O.			
RC5/SDO RC5 SDO	16	13	I/O O	ST —	Digital I/O. SPI data out.			
RC6/TX/CK RC6 TX CK	17	14	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).			
RC7/RX/DT RC7 RX DT	18	15	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).			
RE3		_		_	See MCLR/VPP/RE3 pin.			
Vss	8, 19 క	5, 16	Р	_	Ground reference for logic and I/O pins.			
VDD	20	17	Р		Positive supply for logic and I/O pins.			
DT RE3 Vss	20 ompatible tt Trigger	17 e input	I/O — P P	ST — —	EUSART synchronous data (see re See MCLR/VPP/RE3 pin. Ground reference for logic and I/O pins Positive supply for logic and I/O pins. CMOS = CMOS compatible			

Р

= Power

TABLE 1-2 :	PIC18F2423/2523 PINOUT I/O DESCRIPTIONS (CONTINUED)
--------------------	---

O = Output I^2C = $I^2C^{TM}/SMBus$ Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Pin Name	Pi	n Numb	per	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3					ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;
CLKI				I	CMOS	analog otherwise. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.
ST = Sch O = Ou	_ compat nmitt Trig put ™/SMΒι	ger inpi		CMOSI	evels	CMOS = CMOS compatible input or output I = Input P = Power

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Din Nama	Pin Number			Pin Buffer		Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
						PORTC is a bidirectional I/O port.			
RC0/T1OSO/T13CKI	15	34	32						
RC0				I/O	ST	Digital I/O.			
T1OSO				0	—	Timer1 oscillator output.			
T13CKI				I	ST	Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2	16	35	35						
RC1				I/O	ST	Digital I/O.			
T1OSI				I	CMOS	Timer1 oscillator input.			
CCP2 ⁽²⁾				I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.			
RC2/CCP1/P1A	17	36	36						
RC2				I/O	ST	Digital I/O.			
CCP1				I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.			
P1A				0		Enhanced CCP1 output.			
RC3/SCK/SCL	18	37	37						
RC3				I/O	ST	Digital I/O.			
SCK				I/O	ST	Synchronous serial clock input/output for SPI mode.			
SCL				I/O	l ² C	Synchronous serial clock input/output for I ² C [™] mod			
	22	42	42	1/0	10				
RC4/SDI/SDA RC4	23	42	42	I/O	ST	Digital I/O.			
SDI				10	ST	SPI data in.			
SDA				I/O	I ² C	I^2C data I/O.			
RC5/SDO	24	43	43						
RC5	27	-0		I/O	ST	Digital I/O.			
SDO				0	_	SPI data out.			
RC6/TX/CK	25	44	44						
RC6	20			I/O	ST	Digital I/O.			
ТХ				0		EUSART asynchronous transmit.			
CK				I/O	ST	EUSART synchronous clock (see related RX/DT).			
RC7/RX/DT	26	1	1						
RC7				I/O	ST	Digital I/O.			
RX				I	ST	EUSART asynchronous receive.			
DT				I/O	ST	EUSART synchronous data (see related TX/CK).			
Legend: TTL = TTL						CMOS = CMOS compatible input or output			
	mitt Trig	ger inp	ut with C	CMOSI	evels	I = Input			
O = Out						P = Power			
$I^2C = I^2C$	™/SMBเ	IS							

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Pin Name	Pi	n Numb	ber	Pin Buffer		Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
						PORTE is a bidirectional I/O port.			
RE0/RD/AN5	8	25	25						
RE0	-			I/O	ST	Digital I/O.			
RD				I	TTL	Read control for Parallel Slave Port			
						(see also \overline{WR} and \overline{CS} pins).			
AN5				I	Analog	Analog Input 5.			
RE1/WR/AN6	9	26	26						
RE1				I/O	ST	Digital I/O.			
WR				I	TTL	Write control for Parallel Slave Port			
						(see \overline{CS} and \overline{RD} pins).			
AN6				I	Analog	Analog Input 6.			
RE2/CS/AN7	10	27	27						
RE2				I/O	ST	Digital I/O.			
CS				I	TTL	Chip select control for Parallel Slave Port			
						(see related \overline{RD} and \overline{WR}).			
AN7				Ι	Analog	Analog Input 7.			
RE3	—	—		_		See MCLR/VPP/RE3 pin.			
Vss	12, 31	6, 30,	6, 29	Р		Ground reference for logic and I/O pins.			
		31							
Vdd	11, 32	7, 8,	7, 28	Р		Positive supply for logic and I/O pins.			
		28, 29							
NC	—	13	12, 13,	_		No connect.			
			33, 34						
Legend: TTL = TTL	compat	tible inp	ut			CMOS = CMOS compatible input or output			

TABLE 1-3: PIC18F4423/4523 PINOUT I/O DESCRIPTIONS (CONTINUED)

I

= Schmitt Trigger input with CMOS levels ST = Output

= Input Ρ = Power

0 I²C = I²C™/SMBus

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

NOTES:

2.6 A/D Conversions

Figure 2-4 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 2-5 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT<2:0> bits have been set to '010' and a 4 TAD acquisition time has been selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TcY wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in									
	the same instruction that turns on the A/D.									
	Code should wait at least 3 TAD after									
	enabling the A/D before beginning an									
	acquisition and conversion cycle.									

2.7 Discharge

The discharge phase is used to initialize the value of the holding capacitor. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.







FIGURE 2-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



PIC18F2423/2523/4423/4523

REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2423/2523/4423/4523


R	R	R	R	R	R	R	R			
DEV11 ⁽¹⁾	DEV10 ⁽¹⁾	DEV9 ⁽¹⁾	DEV8 ⁽¹⁾	DEV7 ⁽¹⁾	DEV6 ⁽¹⁾	DEV5 ⁽¹⁾	DEV4 ⁽¹⁾			
bit 7						•	bit 0			
Legend:										
R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0'										
-n = Value whe	n device is unp	programmed		u = Unchanged from programmed state						


bit 7-0 **DEV<11:4>:** Device ID bits⁽¹⁾ These bits are used with the DEV<3:0> bits in Device ID Register 1 to identify the part number. 0001 0001 = PIC18F2423/2523 devices 0001 0000 = PIC18F4423/4523 devices

Note 1: These values for DEV<11:4> may be shared with other devices. The specific device is always identified by using the entire DEV<11:0> bit sequence.

PIC18F2423/2523/4423/4523










TABLE 4-1:A/D CONVERTER CHARACTERISTICS: PIC18F2423/2523/4423/4523 (INDUSTRIAL)PIC18LF2423/2523/4423/4523 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Мах	Units		Conditions
A01	NR	Resolution	-	_	12	bit		$\Delta \text{VREF} \geq 3.0 \text{V}$
A03	EIL	Integral Linearity Error	_	<±1	±2.0	LSB	VDD = 3.0V	$\Delta \text{VREF} \geq 3.0 \text{V}$
				_	±2.0	LSB	VDD = 5.0V	
A04	Edl	Differential Linearity Error		<±1	+1.5/-1.0	LSB	VDD = 3.0V	$\Delta V \text{Ref} \geq 3.0 V$
				—	+1.5/-1.0	LSB	VDD = 5.0V	
A06	EOFF	Offset Error		<±1	±5	LSB	VDD = 3.0V	$\Delta V \text{Ref} \geq 3.0 V$
				—	±3	LSB	VDD = 5.0V	
A07	Egn	Gain Error		<±1	±1.25	LSB	VDD = 3.0V	$\Delta V \text{Ref} \geq 3.0 V$
			_	±2.00	LSB	VDD = 5.0V		
A10	—	Monotonicity	Gu	uarantee	d ⁽¹⁾	_		$Vss \leq Vain \leq Vref$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	_	Vdd - Vss	V		For 12-bit resolution.
A21	Vrefh	Reference Voltage High	Vss + 3.0V	_	VDD + 0.3V	V		For 12-bit resolution.
A22	Vrefl	Reference Voltage Low	Vss – 0.3V	_	VDD - 3.0V	V		For 12-bit resolution.
A25	Vain	Analog Input Voltage	VREFL	_	VREFH	V		
A30	Zain	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ		
A50	IREF	VREF Input Current ⁽²⁾	_	_	5 150	μΑ μΑ		During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442"*. The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*". This Application Note is available as Literature Number DS00726.

R

Reader Response	52		
Registers			
ADCON0 (A/D Control 0)	25		
ADCON1 (A/D Control 1)	26		
ADCON2 (A/D Control 2)	27		
DEVID1 (Device ID 1)	35		
DEVID2			
(Device ID 2)	36		
Revision History			
S			
Special Features of the CPU35			

Т

Timing Diagrams A/D Conversion	41
Timing Diagrams and Specifications	44
A/D Conversion Requirements	41
V	
Voltage-Frequency Graphics	
PIC18F2423/2523/4423/4523 (Extended)	38
PIC18F2423/2523/4423/4523 (Industrial)	38
PIC18LF2423/2523/4423/4523 (Industrial)	39

W

WWW Address	51
WWW, On-Line Support	. 8

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
Fron	n: Name		
	Company		
	Address	<u>.</u>	
	City / State / ZIP / Country		
	Telephone: ()	FAX: ()	
Appl	ication (optional):		
Wou	ld you like a reply?YN		
Devi	ce: PIC18F2423/2523/4423/4523	Literature Number: DS39755C	
Que	stions:		
1. \	What are the best features of this doc	ument?	
-			
-			
2. I	How does this document meet your h	ardware and software development needs?	
-			
-			
3. I	3. Do you find the organization of this document easy to follow? If not, why?		
-			
-	Meet additions to the desument days	withink would appear the structure and subject?	
4. \	what additions to the document do yo	ou think would enhance the structure and subject?	
-			
5. \	5. What deletions from the document could be made without affecting the overall usefulness?		
0.			
-			
6. I	Is there any incorrect or misleading information (what and where)?		
-			
7. I	How would you improve this documer	nt?	
-			
_			