



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2685-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	SBOREN	_	RI	TO	PD	POR	BOR		
L <b>egend:</b> R = Readab									
R = Readab							bit		
R = Readab -n = Value a									
	la hit	W = Writable	bit	II = I Inimpler	mented bit, rea	ad as 'O'			
		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkn	own		
		1 - Dit 13 30			arca		00011		
bit 7	IPEN: Interrup	t Priority Enal	ble bit						
	1 = Enable pr	-							
		-		IC16CXXX Cor	mpatibility mod	de)			
bit 6	SBOREN: BC	R Software E	nable bit <sup>(1)</sup>						
	If BOREN1:B								
	1 = BOR is er 0 = BOR is di								
	If BOREN1:B		10 <b>or</b> 11:						
	Bit is disabled								
bit 5	Unimplemen	ed: Read as	·0'						
bit 4	RI: RESET INS	truction Flag I	oit						
	1 = The RESE	ET instruction was not executed (set by firmware only)							
		T instruction t Reset occur		d causing a de	vice Reset (m	nust be set in so	ftware after		
bit 3	TO: Watchdog	I Time-out Fla	g bit						
		•		or SLEEP instr	uction				
	0 = A WDT ti								
bit 2	PD: Power-Do		-						
	1 = Set by po 0 = Set by ex								
bit 1	<b>POR</b> : Power-			Clion					
				(set by firmware	only)				
						r-on Reset occur	s)		
bit 0	BOR: Brown-		-						
	1 = A Brown-	out Reset has	not occurred	(set by firmwar	e only)				
	0 = A Brown-	out Reset occ	urred (must b	e set in softwar	e after a Brow	n-out Reset occu	ırs)		
Note 1: If	f SBOREN is enat	led, its Reset	state is '1'; ot	herwise, it is '0					
	The actual Reset version of the section of the sect						owing this		

#### REGISTER 4-1: RCON: RESET CONTROL REGISTER

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).

# TABLE 5-1:SPECIAL FUNCTION REGISTER MAP FOR<br/>PIC18F2682/2685/4682/4685 DEVICES (CONTINUED)

Address	Name	Address	Name	Address	Name	Address	Name
DFFh	_	DDFh	_	DBFh	_	D9Fh	
DFEh	_	DDEh	_	DBEh	_	D9Eh	
DFDh	_	DDDh		DBDh	_	D9Dh	
DFCh	TXBIE	DDCh	_	DBCh	_	D9Ch	
DFBh	_	DDBh	_	DBBh	_	D9Bh	_
DFAh	BIE0	DDAh		DBAh	_	D9Ah	_
DF9h	_	DD9h	_	DB9h	_	D99h	_
DF8h	BSEL0	DD8h	SDFLC	DB8h	_	D98h	_
DF7h	_	DD7h	_	DB7h	_	D97h	_
DF6h	—	DD6h	_	DB6h	_	D96h	_
DF5h	—	DD5h	RXFCON1	DB5h	_	D95h	_
DF4h	_	DD4h	RXFCON0	DB4h	_	D94h	_
DF3h	MSEL3	DD3h	_	DB3h	_	D93h	RXF15EIDL
DF2h	MSEL2	DD2h	_	DB2h	_	D92h	RXF15EIDH
DF1h	MSEL1	DD1h	_	DB1h	_	D91h	RXF15SIDL
DF0h	MSEL0	DD0h	—	DB0h		D90h	RXF15SIDH
DEFh	_	DCFh	—	DAFh		D8Fh	_
DEEh	—	DCEh		DAEh	_	D8Eh	_
DEDh	—	DCDh	—	DADh		D8Dh	_
DECh	_	DCCh	_	DACh	_	D8Ch	_
DEBh	—	DCBh		DABh	_	D8Bh	RXF14EIDL
DEAh	—	DCAh	—	DAAh		D8Ah	RXF14EIDH
DE9h	_	DC9h	_	DA9h	_	D89h	RXF14SIDL
DE8h	—	DC8h	—	DA8h	-	D88h	RXF14SIDH
DE7h	RXFBCON7	DC7h	—	DA7h		D87h	RXF13EIDL
DE6h	RXFBCON6	DC6h	—	DA6h		D86h	RXF13EIDH
DE5h	RXFBCON5	DC5h		DA5h	_	D85h	RXF13SIDL
DE4h	RXFBCON4	DC4h	—	DA4h		D84h	RXF13SIDH
DE3h	RXFBCON3	DC3h		DA3h	—	D83h	RXF12EIDL
DE2h	RXFBCON2	DC2h		DA2h		D82h	RXF12EIDH
DE1h	RXFBCON1	DC1h		DA1h	—	D81h	RXF12SIDL
DE0h	RXFBCON0	DC0h	_	DA0h	—	D80h	RXF12SIDH

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX\_ENn bit in RX\_TX\_SELn is set, then the corresponding bit in this register has transmit properties.

**3:** This is not a physical register.

### 5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds eight additional two-word commands to the existing PIC18 instruction set: ADDFSR, ADDULNK, CALLW, MOVSF, MOVSS, PUSHL, SUBFSR and SUBULNK. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

# 5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

#### 5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented – instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

#### 5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byteoriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-8.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1** "Extended Instruction Syntax".

NOTES:

### 10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

Pins RB2 through RB3 are multiplexed with the ECAN peripheral. Refer to **Section 23.0** "**ECAN™ Technol-ogy**" for proper settings of TRISB when CAN is enabled.

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	OEh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

EXAMPLE 10-2: INITIALIZING PORTB

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn <u>on all</u> the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

Note: On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.

> By programming the Configuration bit, PBADEN (CONFIG3H<1>), RB4:RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

# 11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
   prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

#### REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	
bit 7 bit 0								

Legend:							
R = Reada	R = Readable bit W = Writable bit		U = Unimplemented bit,	read as '0'			
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	TMR0ON	I: Timer0 On/Off Control bit					
		les Timer0					
	0 = Stops	s Timer0					
bit 6	<b>T08BIT</b> : 1	Fimer0 8-Bit/16-Bit Control b	it				
		r0 is configured as an 8-bit ti r0 is configured as a 16-bit ti					
bit 5	TOCS: Tir	mer0 Clock Source Select bi	t				
	1 = Trans	sition on T0CKI pin					
	0 = Interr	0 = Internal instruction cycle clock (CLKO)					
bit 4	T0SE: Tir	mer0 Source Edge Select bit	t				
	1 = Increi	ment on high-to-low transitio	n on T0CKI pin				
	0 = Increi	ment on low-to-high transitio	n on T0CKI pin				
bit 3	PSA: Tim	er0 Prescaler Assignment b	it				
	1 = TIme	r0 prescaler is NOT assigne	d. Timer0 clock input bypasse	s prescaler.			
	0 <b>= Time</b> i	r0 prescaler is assigned. Tim	ner0 clock input comes from p	rescaler output.			
bit 2-0	T0PS2:T	0PS0: Timer0 Prescaler Sel	ect bits				
		256 Prescale value					
		28 Prescale value					
		64 Prescale value					
		<ul><li>32 Prescale value</li><li>16 Prescale value</li></ul>					
		B Prescale value					
		Prescale value					
	000 = 1:2						

NOTES:

### 18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

# 18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

#### 18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

C	onfiguration B	lits		Pour Poto Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-bit/Asynchronous	$\Gamma_{000}/[16(n+1)]$		
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-bit/Asynchronous			
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]		
1	1	Х	16-bit/Synchronous			

#### TABLE 18-1: BAUD RATE FORMULAS

**Legend:** x = Don't care, n = value of SPBRGH:SPBRG register pair

#### EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:							
Desired Baud Rate	= Fosc/(64 ([SPBRGH:SPBRG] + 1)						
Solving for SPBRGH:S	SPBRG:						
Х	= $((FOSC/Desired Baud Rate)/64) - 1$						
	= ((1600000/9600)/64) - 1						
	= [25.042] = 25						
Calculated Baud Rate	= 1600000/(64(25+1))						
	= 9615						
Error	= (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate						
	= (9615 - 9600)/9600 = 0.16%						
	<ul> <li>9615</li> <li>(Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate</li> </ul>						

## TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	53
SPBRGH	BRGH EUSART Baud Rate Generator Register High Byte								53
SPBRG	EUSART Baud Rate Generator Register Low Byte							53	
SPBRG       EUSART Baud Rate Generator Register Low Byte         Legend: $$ = unimplemented, read as '0'. Shaded cells are not used by the BRG.								53	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

### 19.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

## 19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 2  $\mu$ s, see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock	Source (TAD)	Maximum Device Frequency				
Operation	ADCS2:ADCS0	PIC18F2682/2685/4682/4685	PIC18LF2682/2685/4682/4685 <sup>(4)</sup>			
2 Tosc	000	2.86 MHz	1.43 kHz			
4 Tosc	100	5.71 MHz	2.86 MHz			
8 Tosc	001	11.43 MHz	5.72 MHz			
16 Tosc	101	22.86 MHz	11.43 MHz			
32 Tosc	010	40.0 MHz	22.86 MHz			
64 Tosc	110	40.0 MHz	22.86 MHz			
RC <sup>(3)</sup>	x11	1.00 MHz <sup>(1)</sup>	1.00 MHz <sup>(2)</sup>			

#### TABLE 19-1: TAD VS. DEVICE OPERATING FREQUENCIES

**Note 1:** The RC source has a typical TAD time of  $1.2 \ \mu s$ .


**2:** The RC source has a typical TAD time of  $2.5 \,\mu$ s.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LFXXXX) devices only.

### 20.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 27.0 "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



## 20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

#### 20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).




FIGURE 20-2: SINGLE COMPARATOR

#### 20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

#### 20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 21.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

## 20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 27.0 "Electrical Characteristics").


## 20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RE1 and RE2 I/O pins. When enabled, multiplexors in the output path of the RE1 and RE2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISE bits will still function as an output enable/ disable for the RE1 and RE2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).


- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
  - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.



## 22.5 Applications

In many applications, the ability to detect a drop below, or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.



'0' = Bit is cleared

x = Bit is unknown

### REGISTER 23-2: CANSTAT: CAN STATUS REGISTER

Mode 0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0
wode u	OPMODE2 <sup>(1)</sup>	OPMODE1 <sup>(1)</sup>	OPMODE0 <sup>(1)</sup>	_	ICODE3	ICODE2	ICODE1	—
	•	•	•					
Mode 1,2	R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0
woue 1,2	OPMODE2 <sup>(1)</sup>	OPMODE1 <sup>(1)</sup>	OPMODE0 <sup>(1)</sup>	EICODE4	EICODE3	EICODE2	EICODE1	EICODE0
	bit 7							bit 0
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				

'1' = Bit is set

#### bit 7-5 **OPMODE2:OPMODE0:** Operation Mode Status bits<sup>(1)</sup>

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Configuration mode
- 011 = Listen Only mode
- 010 = Loopback mode
- 001 = Disable/Sleep mode
- 000 = Normal mode

#### bit 4 Mode 0:

-n = Value at POR

Unimplemented: Read as '0'

#### bit 3-1 ICODE3:ICODE1: Interrupt Code bits

When an interrupt occurs, a prioritized coded interrupt value will be present in these bits. This code indicates the source of the interrupt. By copying ICODE3:ICODE1 to WIN2:WIN0 (Mode 0) or EICODE4:EICODE0 to EWIN4:EWIN0 (Mode 1 and 2), it is possible to select the correct buffer to map into the Access Bank area. See Example 23-2 for a code example. To simplify the description, the following table lists all five bits.

	Mode 0	Mode 1	Mode 2
No interrupt	00000	00000	00000
Error interrupt	00010	00010	00010
TXB2 interrupt	00100	00100	00100
TXB1 interrupt	00110	00110	00110
TXB0 interrupt	01000	01000	01000
RXB1 interrupt	01010	10001	
RXB0 interrupt	01100	10000	10000
Wake-up interrupt	00010	01110	01110
RXB0 interrupt		10000	10000
RXB1 interrupt		10001	10000
RX/TX B0 interrupt		10010	10010
RX/TX B1 interrupt		10011	10011 <b>(2)</b>
RX/TX B2 interrupt		10100	10100 <b>(2)</b>
RX/TX B3 interrupt		10101	10101 <b>(2)</b>
RX/TX B4 interrupt		10110	10110 <b>(2)</b>
RX/TX B5 interrupt		10111	10111 <b>(2)</b>

#### bit 0 Unimplemented: Read as '0'

bit 4-0 <u>Mode 1. 2:</u> EICODE4:EICODE0: Interrupt Code bits

See ICODE3:ICODE1 above.

**Note 1:** To achieve maximum power saving and/or able to wake-up on CAN bus activity, switch CAN module in Disable mode before putting device to Sleep.

2: If buffer is configured as receiver, EICODE bits will contain '10000' upon interrupt.

#### 23.2.2 DEDICATED CAN TRANSMIT BUFFER REGISTERS

This section describes the dedicated CAN Transmit Buffer registers and their associated control registers.

#### **REGISTER 23-5:** TXBnCON: TRANSMIT BUFFER n CONTROL REGISTERS $[0 \le n \le 2]$

Mode 0	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
wode o	TXBIF	TXABT <sup>(1)</sup>	TXLARB <sup>(1)</sup>	TXERR <sup>(1)</sup>	TXREQ <sup>(2)</sup>	—	TXPRI1 <sup>(3)</sup>	TXPRI0 <sup>(3)</sup>
						110		

Mode 1,2	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
wode 1,2	TXBIF	TXABT <sup>(1)</sup>	TXLARB <sup>(1)</sup>	TXERR <sup>(1)</sup>	TXREQ <sup>(2)</sup>	_	TXPRI1 <sup>(3)</sup>	TXPRI0 <sup>(3)</sup>
	bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>TXBIF:</b> Transmit Buffer Interrupt Flag bit
	1 - Transmit huffer has completed transmissi

- 1 = Transmit buffer has completed transmission of message and may be reloaded
- 0 = Transmit buffer has not completed transmission of a message
- bit 6 **TXABT:** Transmission Aborted Status bit<sup>(1)</sup>
  - 1 = Message was aborted
  - 0 = Message was not aborted

### bit 5 **TXLARB:** Transmission Lost Arbitration Status bit<sup>(1)</sup>

- 1 = Message lost arbitration while being sent
- 0 = Message did not lose arbitration while being sent
- bit 4 **TXERR:** Transmission Error Detected Status bit<sup>(1)</sup>
  - 1 = A bus error occurred while the message was being sent
  - 0 = A bus error did not occur while the message was being sent
- bit 3 **TXREQ:** Transmit Request Status bit<sup>(2)</sup>
  - 1 = Requests sending a message. Clears the TXABT, TXLARB and TXERR bits.
  - 0 = Automatically cleared when the message is successfully sent
- bit 2 Unimplemented: Read as '0'
- bit 1-0 **TXPRI1:TXPRI0:** Transmit Priority bits<sup>(3)</sup>
  - 11 = Priority Level 3 (highest priority)
    - 10 = Priority Level 2
    - 01 = Priority Level 1
    - 00 = Priority Level 0 (lowest priority)
- Note 1: This bit is automatically cleared when TXREQ is set.
  - 2: While TXREQ is set, Transmit Buffer registers remain read-only. Clearing this bit in software while the bit is set will request a message abort.
  - **3:** These bits define the order in which transmit buffers will be transferred. They do not alter the CAN message identifier.

### TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Address <sup>(1)</sup>	Name	Address	Name	Address	Name	Address	Name
E7Fh	CANCON_RO4 <sup>(2)</sup>	E5Fh	CANCON_RO6(2)	E3Fh	CANCON_RO8 <sup>(2)</sup>	E1Fh	(4)
E7Eh	CANSTAT_RO4 <sup>(2)</sup>	E5Eh	CANSTAT_RO6 <sup>(2)</sup>	E3Eh	CANSTAT_RO8 <sup>(2)</sup>	E1Eh	(4)
E7Dh	B5D7	E5Dh	B3D7	E3Dh	B1D7	E1Dh	(4)
E7Ch	B5D6	E5Ch	B3D6	E3Ch	B1D6	E1Ch	(4)
E7Bh	B5D5	E5Bh	B3D5	E3Bh	B1D5	E1Bh	(4)
E7Ah	B5D4	E5Ah	B3D4	E3Ah	B1D4	E1Ah	(4)
E79h	B5D3	E59h	B3D3	E39h	B1D3	E19h	(4)
E78h	B5D2	E58h	B3D2	E38h	B1D2	E18h	(4)
E77h	B5D1	E57h	B3D1	E37h	B1D1	E17h	(4)
E76h	B5D0	E56h	B3D0	E36h	B1D0	E16h	(4)
E75h	B5DLC	E55h	B3DLC	E35h	B1DLC	E15h	(4)
E74h	B5EIDL	E54h	B3EIDL	E34h	B1EIDL	E14h	(4)
E73h	B5EIDH	E53h	<b>B3EIDH</b>	E33h	B1EIDH	E13h	(4)
E72h	B5SIDL	E52h	B3SIDL	E32h	B1SIDL	E12h	(4)
E71h	B5SIDH	E51h	B3SIDH	E31h	B1SIDH	E11h	(4)
E70h	B5CON	E50h	B3CON	E30h	B1CON	E10h	(4)
E6Fh	CANCON_RO5	E4Fh	CANCON_RO7	E2Fh	CANCON_RO9	E0Fh	(4)
E6Eh	CANSTAT_RO5	E4Eh	CANSTAT_RO7	E2Eh	CANSTAT_RO9	E0Eh	(4)
E6Dh	B4D7	E4Dh	B2D7	E2Dh	B0D7	E0Dh	(4)
E6Ch	B4D6	E4Ch	B2D6	E2Ch	B0D6	E0Ch	(4)
E6Bh	B4D5	E4Bh	B2D5	E2Bh	B0D5	E0Bh	(4)
E6Ah	B4D4	E4Ah	B2D4	E2Ah	B0D4	E0Ah	(4)
E69h	B4D3	E49h	B2D3	E29h	B0D3	E09h	(4)
E68h	B4D2	E48h	B2D2	E28h	B0D2	E08h	(4)
E67h	B4D1	E47h	B2D1	E27h	B0D1	E07h	(4)
E66h	B4D0	E46h	B2D0	E26h	B0D0	E06h	(4)
E65h	B4DLC	E45h	B2DLC	E25h	B0DLC	E05h	(4)
E64h	B4EIDL	E44h	B2EIDL	E24h	B0EIDL	E04h	(4)
E63h	B4EIDH	E43h	B2EIDH	E23h	B0EIDH	E03h	(4)
E62h	B4SIDL	E42h	B2SIDL	E22h	B0SIDL	E02h	(4)
E61h	B4SIDH	E41h	B2SIDH	E21h	B0SIDH	E01h	(4)
E60h	B4CON	E40h	B2CON	E20h	B0CON	E00h	(4)

Note 1: Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

**3:** These registers are not CAN registers.

4: Unimplemented registers are read as '0'.

### 23.7.3 ENHANCED FIFO MODE

When configured for Mode 2, two of the dedicated receive buffers in combination with one or more programmable transmit/receive buffers, are used to create a maximum of an 8-buffer deep FIFO buffer. In this mode, there is no direct correlation between filters and receive buffer registers. Any filter that has been enabled can generate an acceptance. When a message has been accepted, it is stored in the next available Receive Buffer register and an Internal Write Pointer is incremented. The FIFO can be a maximum of 8 buffers deep. The entire FIFO must consist of contiguous receive buffers. The FIFO head begins at RXB0 buffer and its tail spans toward B5. The maximum length of the FIFO is limited by the presence or absence of the first transmit buffer starting from B0. If a buffer is configured as a transmit buffer, the FIFO length is reduced accordingly. For instance, if B3 is configured as a transmit buffer, the actual FIFO will consist of RXB0, RXB1, B0, B1 and B2, a total of 5 buffers. If B0 is configured as a transmit buffer, the FIFO length will be 2. If none of the programmable buffers are configured as a transmit buffer, the FIFO will be 8 buffers deep. A system that requires more transmit buffers should try to locate transmit buffers at the very end of B0-B5 buffers to maximize available FIFO length.

When a message is received in FIFO mode, the interrupt flag code bits (EICODE<4:0>) in the CANSTAT register will have a value of '10000', indicating the FIFO has received a message. FIFO Pointer bits, FP<3:0> in the CANCON register, point to the buffer that contains data not yet read. The FIFO Pointer bits, in this sense, serve as the FIFO Read Pointer. The user should use FP bits and read corresponding buffer data. When receive data is no longer needed, the RXFUL bit in the current buffer must be cleared, causing FP<3:0> to be updated by the module.

To determine whether FIFO is empty or not, the user may use FP<3:0> bits to access the RXFUL bit in the current buffer. If RXFUL is cleared, the FIFO is considered to be empty. If it is set, the FIFO may contain one or more messages. In Mode 2, the module also provides a bit called FIFO High Water Mark (FIFOWM) in the ECANCON register. This bit can be used to cause an interrupt whenever the FIFO contains only one or four empty buffers. The FIFO high water mark interrupt can serve as an early warning to a full FIFO condition.

#### 23.7.4 TIME-STAMPING

The CAN module can be programmed to generate a time-stamp for every message that is received. When enabled, the module generates a capture signal for CCP1, which in turn, captures the value of either Timer1 or Timer3. This value can be used as the message time-stamp.

To use the time-stamp capability, the CANCAP bit (CIOCAN<4>) must be set. This replaces the capture input for CCP1 with the signal generated from the CAN module. In addition, CCP1CON<3:0> must be set to '0011' to enable the CCP Special Event Trigger for CAN events.

### 23.8 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the Message Assembly Buffer should be loaded into any of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 23-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

TABLE 23-2: FI	_TER/MASK TRUTH TABLE
----------------	-----------------------

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	X	х	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

**Legend:** x = don't care

In Mode 0, acceptance filters RXF0 and RXF1 and filter mask RXM0 are associated with RXB0. Filters RXF2, RXF3, RXF4 and RXF5 and mask RXM1 are associated with RXB1.

## REGISTER 24-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

					-		
R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC <sup>(1)</sup>	—	—			—
bit 7	•						bit 0
Legend:							
R = Readable	bit	C = Clearable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value whe	en device is unp	programmed		u = Unchang	ed from progran	nmed state	
bit 7       WRTD: Data EEPROM Write Protection bit         1 = Data EEPROM not write-protected         0 = Data EEPROM write-protected         bit 6       WRTB: Boot Block Write Protection bit         1 = Boot Block (00000-0007FFh) not write-protected         0 = Boot Block (00000-0007FFh) write-protected         0 = Boot Block (00000-0007FFh) write-protected							
bit 5WRTC: Configuration Register Write Protection bit <sup>(1)</sup> 1 = Configuration registers (300000-3000FFh) not write-protected0 = Configuration registers (300000-3000FFh) write-protectedbit 4-0Unimplemented: Read as '0'							
bit 4-0	ommplemen	ieu: Reau as	J				

**Note 1:** This bit is read-only in normal execution mode; it can be written only in Program mode.

DAW	Decimal A	Adjust W Re	gister	DECF	Decreme	nt f		
Syntax:	DAW			Syntax:	DECF f{,c	d {,a}}		
Operands: Operation:		>9] or [DC = 1]		Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
	(W<3:0>) + else	$6 \rightarrow W < 3:0>;$		Operation:	$(f) - 1 \rightarrow de$	est		
	(W<3:0>) –	→ W<3:0>		Status Affected:	C, DC, N, C			
		>9] or [C = 1] t 6 → W<7:4>; → W<7:4>		Encoding: Description:	0000 Decrement result is sto	-	' is '1', the	
Status Affected:	С				If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default).			
Encoding:	0000	0000 000	00 0111					
Description:	resulting fro variables (e and produc result.	s the eight-bit of om the earlier a each in packed es a correct pa	addition of two BCD format)		If 'a' is '0' a set is enabl in Indexed mode wher <b>Section 25</b>	nd the extend led, this instru Literal Offset $f$ never f $\leq$ 95 (5 <b>.2.3 "Byte-O</b>	Fh). See riented and	
Words:	1						ns in Indexed	
Cycles:	1			M/anda.		set Mode" for	details.	
Q Cycle Activity:				Words:	1			
Q1	Q2	Q3	Q4	Cycles:	1			
Decode	Read register W	Process Data	Write W	Q Cycle Activity: Q1	Q2	Q3	Q4	
Example 1:	DAW	2010		Decode	Read register 'f'	Process Data	Write to destination	
Before Instruc	ction							
W C	= A5h = 0			Example:	DECF	CNT, 1, 0	)	
ĎC	= 0			Before Instruc				
After Instructio W C DC	on = 05h = 1 = 0			CNT Z After Instructi				
Example 2:	- 0			CNT Z	= 00h = 1			
Before Instruc W C DC After Instructio W C	= CEh = 0 = 0							

# 28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

## INDEX

Α

A/D	2/0
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADRESH Register	
ADRESL Register	
Analog Port Pins, Configuring	
Associated Registers	
Automatic Acquisition Time	. 255
Configuring the Module	253
Conversion Clock (TAD)	. 255
Conversion Requirements	454
Conversion Status (GO/DONE Bit)	252
Conversions	
Converter Characteristics	
Converter Interrupt, Configuring	
Operation in Power-Managed Modes	
Special Event Trigger (ECCP1)	
Special Event Higger (ECCFT)	200
Use of the ECCP1 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	. 435
Load Conditions for Device	
Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	
Timing Conditions	.436
ACKSTAT	.219
ACKSTAT Status Flag	.219
ADCON0 Register	. 249
GO/DONE Bit	
ADCON1 Register	
ADCON2 Register	
ADDFSR	
ADDLW	
ADDUNK	
ADRESH Register	
ADRESL Register	252
Analog-to-Digital Converter. See A/D.	
ANDLW	
ANDWF	. 373
Assembler	
MPASM Assembler	.416
В	
В	
Baud Rate Generator	. 215
BC	. 373
BCF	. 374
BF	
BF Status Flag	
Bit Timing Configuration Registers	. 5
BRGCON1	340
BRGCON2	

A/D252Analog Input Model253Baud Rate Generator215

CAN Buffers and Protocol Engine ......276

Capture Mode Operation ......168

Comparator Analog Input Model	263
Comparator I/O Operating Modes	
Comparator Output	
Comparator Voltage Reference	200
Comparator Voltage Reference Output	
Buffer Example	267
Compare Mode Operation	169
Device Clock	
Enhanced PWM	
EUSART Receive	
EUSART Transmit	238
External Power-on Reset Circuit	
(Slow VDD Power-up)	45
Fail-Safe Clock Monitor	
Generic I/O Port Operation	
•	
High/Low-Voltage Detect with External Input	
Interrupt Logic	
MSSP (I <sup>2</sup> C Master Mode)	
MSSP (I <sup>2</sup> C Mode)	198
MSSP (SPI Mode)	
On-Chip Reset Circuit	
PIC18F2682/2685	
PIC18F4682/4685	13
PLL (HS Mode)	27
PORTD and PORTE (Parallel Slave Port)	146
PWM Operation (Simplified)	
Reads from Flash Program Memory	
Single Comparator	
Table Read Operation	
Table Write Operation	98
Table Writes to Flash Program Memory	103
Timer0 in 16-Bit Mode	150
Timer0 in 8-Bit Mode	
Timer1	
Timer1 (16-Bit Read/Write Mode)	
Timer2	160
Timer3	162
Timer3 (16-Bit Read/Write Mode)	162
Watchdog Timer	355
BN	
BNC	
BNN	375
BNOV	376
BNZ	376
BOR. See Brown-out Reset.	
BOV	370
BRA	377
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	46
Detecting	
Disabling in Sleep Mode	
Software Enabled	
BSF	
BTFSC	
BTFSS	378
BTG	379
BZ	
	000
С	
•	
C Compilers	
MPLAB C18	416

C Compilers	
MPLAB C18	416
CALL	380
CALLW	409

Block Diagrams