



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	80KB (40K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4682-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### 4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register,  $\overline{RI}$ ,  $\overline{TO}$ ,

PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset.

Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

### TABLE 4-3:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR<br/>RCON REGISTER

Condition	Program	RCON Register						STKPTR Register	
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET instruction	0000h	u <b>(2)</b>	0	u	u	u	u	u	u
Brown-out Reset	0000h	u <b>(2)</b>	1	1	1	u	0	u	u
MCLR during power-managed Run modes	0000h	u <b>(2)</b>	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	u <b>(2)</b>	u	1	0	u	u	u	u
WDT time-out during full power or power-managed Run modes	0000h	u <b>(2)</b>	u	0	u	u	u	u	u
MCLR during full power execution	0000h	u <b>(2)</b>	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u <b>(2)</b>	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u <b>(2)</b>	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2 <sup>(1)</sup>	u <b>(2)</b>	u	u	0	u	u	u	u

**Legend:** u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

#### 5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to Section 24.1 "Configuration Bits" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop returns a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an								
	underflow has the effect of vectoring the								
	program to the Reset vector, where the								
	stack conditions can be verified and								
	appropriate actions can be taken. This is								
	not the same as a Reset, as the contents								
	of the SFRs are not affected.								

#### 5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

#### DECISTED E 4. STRDTD. STACK DOINTED DECISTED

REGISTER S	-I. SINFI	IR. STACK P		GISTER				
R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STKFUL <sup>(1)</sup>	STKUNF <sup>(1)</sup>	_	SP4	SP3	SP2	SP1	SP0	
bit 7							bit 0	
Legend:		C = Clearable	e bit					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 7	STKFUL: Sta	ck Full Flag bit	(1)					
	1 = Stack bec	ame full or ove	erflowed					
	0 = Stack has	not become fu	ull or overflow	ed				
bit 6	STKUNF: Sta	ick Underflow I	-lag bit <sup>(1)</sup>					
	1 = Stack und	lerflow occurre	d					
	0 = Stack underflow did not occur							
bit 5	Unimplemen	ted: Read as '	0'					
bit 4-0	SP4:SP0: Sta	ack Pointer Loc	ation bits					

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

TABLE 5-1:	SPECIAL FUNCTION REGISTER MAP FOR
	PIC18F2682/2685/4682/4685 DEVICES (CONTINUED)

Address	Name
D7Fh	—
D7Eh	—
D7Dh	—
D7Ch	—
D7Bh	RXF11EIDL
D7Ah	RXF11EIDH
D79h	RXF11SIDL
D78h	RXF11SIDH
D77h	RXF10EIDL
D76h	RXF10EIDH
D75h	RXF10SIDL
D74h	RXF10SIDH
D73h	RXF9EIDL
D72h	RXF9EIDH
D71h	RXF9SIDL
D70h	RXF9SIDH
D6Fh	—
D6Eh	—
D6Dh	—
D6Ch	—
D6Bh	RXF8EIDL
D6Ah	RXF8EIDH
D69h	RXF8SIDL
D68h	RXF8SIDH
D67h	RXF7EIDL
D66h	RXF7EIDH
D65h	RXF7SIDL
D64h	RXF7SIDH
D63h	RXF6EIDL
D62h	RXF6EIDH
D61h	RXF6SIDL
D60h	RXF6SIDH

**Note 1:** Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX\_ENn bit in RX\_TX\_SELn is set, then the corresponding bit in this register has transmit properties.

3: This is not a physical register.

				, i					, Value on	Dotaile	
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	on page:	
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	52, 89	
TMR0H	Timer0 Regis	ter High Byte		•		•	•	•	0000 0000	52, 151	
TMR0L	Timer0 Regis	ter Low Byte							XXXX XXXX	52, 151	
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	52, 151	
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	32, 52	
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	52, 267	
WDTCON	—	—	_	—	—	_	—	SWDTEN	0	52, 356	
RCON	IPEN	SBOREN <sup>(2)</sup>	_	RI	TO	PD	POR	BOR	0q-1 11q0	52, 129	
TMR1H	Timer1 Regis	imer1 Register High Byte									
TMR1L	Timer1 Regis		0000 0000	52, 157							
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	52, 153	
TMR2	Timer2 Regis	ter						•	1111 1111	52, 160	
PR2	Timer2 Perio	d Register							-000 0000	52, 157	
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52, 159	
SSPBUF	MSSP Recei	ve Buffer/Tran	smit Register		•	•	•	•	XXXX XXXX	52, 197	
SSPADD	MSSP Addre	ss Register in	I <sup>2</sup> C <sup>™</sup> Slave	mode, MSSP	Baud Rate Rele	oad Register in l <sup>2</sup>	<sup>2</sup> C Master mode		0000 0000	52, 197	
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	52, 199	
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	52, 200	
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	52, 201	
ADRESH	A/D Result R	egister High B	lyte	•	•	•	•	•	XXXX XXXX	52, 258	
ADRESL	A/D Result R	egister Low B	yte						XXXX XXXX	52, 258	
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	52, 249	
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	52, 250	
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	53, 251	
CCPR1H	Capture/Corr	pare/PWM Re	egister 1 High	Byte		•	•	•	XXXX XXXX	53, 170	
CCPR1L	Capture/Com	pare/PWM Re	egister 1 Low	Byte					XXXX XXXX	53, 170	
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	53, 165	
ECCPR1H <sup>(9)</sup>	Enhanced Ca	apture/Compa	re/PWM Regi	ister 1 High By	/te				XXXX XXXX	53, 169	
ECCPR1L <sup>(9)</sup>	Enhanced Ca	apture/Compa	re/PWM Regi	ister 1 Low By	te				XXXX XXXX	53, 169	
ECCP1CON <sup>(9)</sup>	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	53, 170	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	53, 232	
ECCP1DEL <sup>(9)</sup>	PRSEN	PDC6 <sup>(3)</sup>	PDC5 <sup>(3)</sup>	PDC4 <sup>(3)</sup>	PDC3 <sup>(3)</sup>	PDC2 <sup>(3)</sup>	PDC1 <sup>(3)</sup>	PDC0 <sup>(3)</sup>	0000 0000	53, 184	
ECCP1AS <sup>(9)</sup>	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 <sup>(3)</sup>	PSSBD0 <sup>(3)</sup>	0000 0000	53, 185	
CVRCON <sup>(9)</sup>	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	53, 265	
CMCON <sup>(9)</sup>	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	53, 259	
TMR3H	Timer3 Regis	ter High Byte							XXXX XXXX	53, 163	
TMR3L	Timer3 Regis	ter Low Byte							XXXX XXXX	53, 163	
T3CON	RD16	T3ECCP1 <sup>(9)</sup>	T3CKPS1	T3CKPS0	T3CCP1 <sup>(9)</sup>	T3SYNC	TMR3CS	TMR30N	0000 0000	53, 163	

#### TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

9: These registers and/or bits are available on PIC18F4682/4685 devices only.

#### 9.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all high priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit          When IPEN = 0:         1 = Enables all unmasked peripheral interrupts         0 = Disables all peripheral interrupts         When IPEN = 1:         1 = Enables all low priority peripheral interrupts         0 = Disables all low priority peripheral interrupts         0 = Disables all low priority peripheral interrupts
bit 5	<pre>TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt</pre>
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3	<b>RBIE:</b> RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	<ul> <li>TMR0IF: TMR0 Overflow Interrupt Flag bit</li> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> </ul>
bit 1	INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INTO external interrupt did not occur
bit 0	<b>RBIF:</b> RB Port Change Interrupt Flag bit <sup>(1)</sup> 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

**Note 1:** A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	54		
LATA	LATA7 <sup>(1)</sup>	LATA6 <sup>(1)</sup>	LATA Data	ATA Data Output Register							
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	PORTA Da	ORTA Data Direction Register							
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52		
CMCON <sup>(2)</sup>	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53		
CVRCON <sup>(2)</sup>	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53		

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

**Note 1:** RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

2: These registers are unimplemented on PIC18F2682/2685 devices.

	<b>D</b> 444 A				-	-	5444.6	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>	
bit 7							bit 0	
Legend:								
R = Reada	ıble bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 7	<ul> <li>WCOL: Write Collision Detect bit</li> <li>1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for transmission to be started (must be cleared in software)</li> <li>0 = No collision</li> <li>In Slave Transmit mode:</li> <li>1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared software)</li> <li>0 = No collision</li> </ul>							
	This is a "don	't care" bit.		—				
bit 6	SSPOV: Rece	eive Overflow II	ndicator bit					
	<u>In Receive m</u> 1 = A byte is software) 0 = No overfl	<u>ode:</u> received while ) low	the SSPBUF	register is still	holding the prev	vious byte (mus	t be cleared in	
	<u>In Transmit m</u> This is a "don	i <u>ode:</u> i't care" bit in Tr	ansmit mode	<b>)</b> .				
bit 5	SSPEN: Mas 1 = Enables t 0 = Disables :	ter Synchronou he serial port a serial port and o	s Serial Port nd configure configures th	Enable bit <sup>(1)</sup> s the SDA and a ese pins as I/O	SCL pins as the port pins	e serial port pin	s	
bit 4	CKP: SCK R	elease Control	oit					
	<u>In Slave mod</u> 1 = Release o 0 = Holds clo <u>In Master mo</u>	<u>e:</u> clock ck low (clock st <u>de:</u>	retch), used	to ensure data	setup time			
	Unused in this	s mode.						
bit 3-0	SSPM3:SSPI 1111 = I <sup>2</sup> C S 1110 = I <sup>2</sup> C S 1011 = I <sup>2</sup> C F 1000 = I <sup>2</sup> C M 0111 = I <sup>2</sup> C S 0110 = I <sup>2</sup> C S	<b>W0:</b> Master Syr lave mode, 10- lave mode, 7-b irmware Contro laster mode, clo lave mode, 10- lave mode, 7-b	chronous Se bit address v it address wi lled Master r ock = Fosc/( bit address t address	erial Port Mode vith Start and St th Start and Sto node (slave Idle 4 * (SSPADD +	Select bits <sup>(2)</sup> top bit interrupts p bit interrupts e) 1))	s enabled enabled		
Note 1	When enabled the		ning muct h	o proporty ogef	igurad ag iggitt	or output		

### REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I<sup>2</sup>C<sup>™</sup> MODE)

- Note 1: When enabled, the SDA and SCL pins must be properly configured as input or output.
  - 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

#### 17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-Bit Address mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).





#### 17.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an  $\overline{ACK}$  is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

### FIGURE 17-20: REPEATED START CONDITION WAVEFORM



NOTES:

### 22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL3:HLVDL0 bits that select the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 4. Enable the HLVD module by setting the HLVDEN bit.
- 5. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

#### 22.3 Current Consumption

When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

### 22.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.





NOTES:



### REGISTER 23-6: TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, HIGH BYTE [0 $\leq$ n $\leq$ 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9  | SID8  | SID7  | SID6  | SID5  | SID4  | SID3  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID10:SID3: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits EID28:EID21 (if EXIDE = 1).

### REGISTER 23-7: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE [0 $\leq$ n $\leq$ 2]

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	SID2:SID0: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)
	Extended Identifier bits EID20:EID18 (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	1 = Message will transmit extended ID, SID10:SID0 become EID28:EID18 0 = Message will transmit standard ID, EID17:EID0 are ignored
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier bits

### REGISTER 23-8: TXBnEIDH: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 $\leq$ n $\leq$ 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9  | EID8  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **EID15:EID8:** Extended Identifier bits (not used when transmitting standard identifier message)

#### TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description				
a	RAM access bit				
	a = 0: RAM location in Access RAM (BSR register is ignored)				
	a = 1: RAM bank is specified by BSR register				
bbb	Bit address within an 8-bit file register (0 to 7).				
BSR	Bank Select Register. Used to select the current RAM bank.				
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.				
d	Destination select bit				
	d = 0: store result in WREG				
	d = 1: store result in file register f				
dest	Destination: either the WREG register or the specified register file location.				
Í.	8-bit Register file address (00n to FFn), or 2-bit FSR designator (0n to 3n).				
Í <sub>s</sub>	12-bit Register file address (000h to FFFh). This is the docting time address.				
f <sub>d</sub>	12-bit Register file address (000h to FFFh). This is the destination address.				
GIE	Global Interrupt Enable bit.				
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)				
label					
mm	I ne mode of the IBLPIR register for the table read and table write instructions.				
*	No change to register (such as TRI PTR with table reads and writes)				
*+	Post-Increment register (such as TBL PTR with table reads and writes)				
*_	Post-Decrement register (such as TBL PTR with table reads and writes)				
+ *	Pre-Increment register (such as TBL PTR with table reads and writes)				
n	The relative address (2's complement number) for relative branch instructions or the direct address for				
	Call/Branch and Return instructions				
PC	Program Counter.				
PCL	Program Counter Low Byte.				
PCH	Program Counter High Byte.				
PCLATH	Program Counter High Byte Latch.				
PCLATU	Program Counter Upper Byte Latch.				
PD	Power-down bit.				
PRODH	Product of Multiply High Byte.				
PRODL	Product of Multiply Low Byte.				
s	Fast Call/Return mode select bit				
	s = 0: do not update into/from shadow registers				
	s = 1: certain registers loaded into/from shadow registers (Fast mode)				
TBLPTR	2 1-bit Table Pointer (points to a Program Memory location).				
TABLAT	5-bit Table Latch.				
TO	Time-out bit.				
TUS					
u MDM	Watehdea Timor				
WDEC	Watchuog Timel.				
WREG	Don't care ('0' or '1') The assembler will generate code with $x = 0$ . It is the recommended form of use for				
~	compatibility with all Microchip software tools.				
Zs	7-bit offset value for indirect addressing of register files (source).				
Zd	7-bit offset value for indirect addressing of register files (destination).				
{ }	Optional argument.				
[text]	Indicates an indexed address.				
(text)	The contents of text.				
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.				
$\rightarrow$	Assigned to.				
< >	Register bit field.				
e	In the set of.				
italics	User defined term (font is Courier).				

COMF	Complem	ent f		CPF	SEQ	Compare	f with W, Sk	tip if f = W	
Syntax:	COMF f	{,d {,a}}		Synt	ax:	CPFSEQ	f {,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \end{array}$			Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$a \in [0,1]$ $(\overline{f}) \rightarrow dest$			Ope	ration:	(f) - (W), skip if $(f) =$	(W)		
Status Affected:	N, Z			Stati	is Affected.	None	ompanson)		
Encoding:	0001	11da ff	ff ffff	Enco	ndina:	0110	001a ffi	ff ffff	
Description:	The conten complemer stored in W stored back	ts of register " nted. If 'd' is '1 '. If 'd' is '0', th c in register 'f'	f' are ', the result is e result is (default).	Desc	cription:	Compares location 'f' t performing	the contents of to the contents an unsigned s	data memory of W by ubtraction.	
	lf 'a' is '0', t If 'a' is '1', t GPR bank	he Access Ba he BSR is use (default).	nk is selected. In to select the			discarded and a NOP is executed instead, making this a two-cycle			
	If 'a' is '0' a set is enabl in Indexed mode wher	nd the extend led, this instru Literal Offset / never f < 95 (5	ed instruction ction operates Addressing Fh) See			If 'a' is '0', t If 'a' is '0', t GPR bank	he Access Bar he BSR is use (default).	nk is selected. d to select the	
	Section 25 Bit-Oriente Literal Offs	.2.3 "Byte-Or ed Instruction set Mode" for	iented and is in Indexed details.			if a 1s 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f < 95 (5Fh). See			
Words:	1					Section 25	.2.3 "Byte-Ori	iented and	
Cycles:	1					Bit-Oriente	ed Instruction set Mode" for	<b>s in Indexed</b> details.	
	02	02	04	Word	ds:	1			
Decode	Q2 Pead	Q3 Process	Q4 Write to	Cycl	es:	1(2)			
Decode	register 'f'	Data	destination			Note: 3 cy by a	cles if skip and 2-word instru	d followed ction.	
Example:	COME			QC	cycle Activity:				
	COMP	REG, 0, 0			Q1	Q2	Q3	Q4	
REG	= 13h				Decode	Read	Process	No	
After Instruction	on			lf ol		register f	Data	operation	
REG	= 13h			11 51	ωμ. Ο1	02	03	04	
VV	= ECh				No	No	No	No	
					operation	operation	operation	operation	
				lf sk	kip and followe	d by 2-word in	struction:	• •	
					Q1	Q2	Q3	Q4	
					No	No	No	No	
					operation	operation	operation	operation	
					operation	operation	operation	operation	
				Exar	nple:	HERE	CPFSEQ REG	;, 0	

EQUAL : **Before Instruction** PC Address W HERE ? ? = = REG = After Instruction If REG PC If REG PC W; = Address (EQUAL) W; = ≠ Address (NEQUAL) =

Move W to f

 $\begin{array}{l} 0 \leq f \leq 255 \\ a \, \in \, [0,1] \end{array}$ 

MOVWF f {,a}

MOVWF

Operands:

W REG

Syntax:

MO\	/LW	Move Lit	Move Literal to W						
Synta	Syntax: MOVLW k								
Oper	ands:	$0 \le k \le 25$	5						
Oper	ation:	$k\toW$							
Statu	s Affected:	None							
Encoding:		0000	1110	kkk	k	kkkk			
Description:		The eight-	The eight-bit literal 'k' is loaded into W.						
Word	ls:	1	1						
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	3		Q4			
	Decode	Read literal 'k'	Proce Data	Process Data		ite to W			
Fxan	nple:	MOVI.W	5Ah						
	After Instructio	n	01111						

W

=

5Ah

Oper	ation:	$(W) \to f$	$(W) \rightarrow f$							
Statu	is Affected:	None	None							
Enco	oding:	0110	111a	ffff	ffff					
Desc	cription:	Move data Location 1 256-byte I	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank.							
		If 'a' is '0', If 'a' is '1', GPR bank	the Acces the BSR i (default).	ss Bank is s used to	selected. select the					
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed								
Word	ds:	1								
Cycle	es:	1	1							
QC	ycle Activity:									
	Q1	Q2	Q3	5	Q4					
	Decode	Read register 'f'	Proce Data	ess a re	Write gister 'f'					
Exan	<u>nple:</u>	MOVWF	MOVWF REG, 0							
Before Instruction										
	W REG	= 4Fh = FFh								
After Instruction										

4Fh 4Fh

=

#### 25.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Lite	Add Literal to FSR					
Synta	ax:	ADDFSR	ADDFSR f, k					
Operands:		$0 \le k \le 63$	$0 \le k \le 63$					
		f ∈ [ 0, 1, 1	2]					
Oper	ation:	FSR(f) + k	$s \rightarrow FSR($	f)				
Statu	s Affected:	None						
Enco	ding:	1110	1000	ffk	k	kkkk		
Description:		The 6-bit I contents c	iteral 'k' i of the FSF	s add R spe	ed to	o the d by 'f'.		
Word	ls:	1	1					
Cycle	es:	1	1					
Q Cycle Activity:								
	Q1	Q2	Q3			Q4		
	Decode	Read	Proces	SS	W	/rite to		
		literal 'k'	Data			FSR		

ADDFSR 2, 23h

ADDULNK Add Literal to FSR2 and Return								
Syntax:	ADDULNK k							
Operands:	$0 \le k \le 63$							
Operation:	FSR2 + k $\rightarrow$ FSR2, PC = (TOS)							
Status Affected:	None							
Encoding:	1110	1000	11kk	kkkk				
Description:	The b-bit literal K is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle.							
Words: Cycles:	This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2. 1 2							

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instruction								
FSR2	=	03FFh						
PC	=	0100h						
TOS	=	02AFh						
After Instruct	After Instruction							
FSR2	=	0422h						
PC	=	02AFh						
TOS	=	TOS – 1						

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

Example:

Before Instruction

After Instruction FSR2 =

FSR2 = 03FFh

= 0422h

ADD	<b>WF</b>	AI (Ir	DD W to dexed	lnde Liter	exed al Of	fset mo	ode	;)
Synta	ax:	AD	DWF	[k] {,	d}			
Operands:		0 ⊴ d ∉ a =	≤ <b>k ≤ 95</b> ≡ <b>[0,1]</b> = 0					
Oper	ation:	(W	') + ((FSI	R2) +	k) $\rightarrow$	dest		
Statu	s Affected:	N,	OV, C, E	DC, Z				
Enco	oding:		0010	01	d0	kkkk		kkkk
Description:		Th of va	e conten the regist ue 'k'.	ts of V er ind	V are a licated	added to by FSR	the 2, of	e contents ffset by the
		lf 'e	d' is '0', tl e result is	he res store	ult is s d back	stored in ( in regis	W. ter '	lf 'd' is '1', f' (default).
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activit	y:						
	Q1		Q2		1	Q3		Q4
	Decode		Read 'k'		Pro D	Process Data		Write to estination
<u>Exan</u>	nple:		ADDWI	F	[OFS]	],0		
Before Instruction W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch		tion 1 9n	= = = =	17h 2CH 0A0 20h 37h 20h	า ว DOh เ เ			

BSF		Bit Set I (Indexed	Bit Set Indexed (Indexed Literal Offset mode)					
Syntax:		BSF [k],	b					
Operands:	0 ≤ f ≤ 95 0 ≤ b ≤ 7 a = 0	$0 \le f \le 95$ $0 \le b \le 7$ a = 0						
Operation:		$1 \rightarrow ((FS))$	R2	+ k)) <b< td=""><td>&gt;</td><td></td><td></td></b<>	>			
Status Affeo	cted:	None						
Encoding:		1000		bbb0	kk]	ck	kkkk	
Description:		Bit 'b' of th offset by	Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.					
Words:		1	1					
Cycles:		1						
Q Cycle A	ctivity:							
(	Q1	Q2		Q3			Q4	
Dec	code	Read register 'f'		Process Data		Write to destination		
Example:		BSF	[]	FLAG_O	FST]	, 7		
Before F C o After In C	tion FST = = n = on	=	0Ah 0A00h 55h	I				
0	f 0A0Ah	. =	=	D5h				

SET	F	Set Indexed (Indexed Literal Offset mode)							
Synta	ax:	SETF [	[k]						
Operands:		$0 \le k \le 9$	$0 \leq k \leq 95$						
Oper	ation:	FFh  o (	(F	SR2) + k)					
Statu	is Affected:	None							
Enco	oding:	0110		1000	kkk	k	kkkk		
Description:		The con FSR2, o	The contents of the register indicated by FSR2, offset by 'k', are set to FFh.						
Words:		1							
Cycle	es:	1							
QC	ycle Activity:								
	Q1	Q2		Q3	1		Q4		
	Decode	Read 'k'		Proce Data	SS A	re	Write egister		
Example:		SETF		[OFST]					
	Before Instructi OFST FSR2 Contents of 0A2Ch	on = = =	20 0/	Ch 100h 11h					
	After Instructior Contents of 0A2Ch	) =	FF	ħ					