



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | CANbus, I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 96KB (48K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 3.25К х 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 11x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f4685-i-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.4 Brown-out Reset (BOR)

PIC18F2682/2685/4682/4685 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any value of BOREN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling Brown-out Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

| Note: | Even when BOR is under software control, |
|-------|--|
| | the Brown-out Reset voltage level is still |
| | set by the BORV1:BORV0 Configuration |
| | bits. It cannot be changed in software. |

4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. IF BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

| BOR Configuration | | Status of | | | | | |
|-------------------|--------|---------------------|--|--|--|--|--|
| BOREN1 | BOREN0 | SBOREN (RCON<6>) | BOR Operation | | | | |
| 0 | 0 | Unavailable | BOR disabled; must be enabled by reprogramming the Configuration bits. | | | | |
| 0 | 1 | Available | BOR enabled in software; operation controlled by SBOREN. | | | | |
| 1 | 0 | Unavailable | BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode. | | | | |
| 1 | 1 | Unavailable | BOR enabled in hardware; must be disabled by reprogramming the Configuration bits. | | | | |

TABLE 4-1: BOR CONFIGURATIONS

| R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|--|---------------------|----------------|------------------|------------------|-----------------|------------------------|
| OSCFIE | CMIE ⁽¹⁾ | — | EEIE | BCLIE | HLVDIE | TMR3IE | ECCP1IE ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unki | nown |
| | | | | | | | |
| bit 7 | OSCFIE: Osc | cillator Fail Inter | rupt Enable b | bit | | | |
| | 1 = Enabled | | | | | | |
| hit C | | aratar Internunt | Enable hit(1) | | | | |
| DILO | 1 = Enabled | arator interrupt | | | | | |
| | 0 = Disabled | | | | | | |
| bit 5 | Unimplemen | ted: Read as ' |) ' | | | | |
| bit 4 | EEIE: Data E | EPROM/Flash | Write Operat | ion Interrupt Er | nable bit | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | | | | | |
| bit 3 | BCLIE: Bus (| Collision Interru | pt Enable bit | | | | |
| | 1 = Enabled | | | | | | |
| bit 2 | HI VDIE: High | n/l ow-Voltage [| Detect Interru | ot Enable bit | | | |
| | 1 = Enabled | "Lon Vollago | | | | | |
| | 0 = Disabled | | | | | | |
| bit 1 | TMR3IE: TMF | R3 Overflow Int | errupt Enable | e bit | | | |
| | 1 = Enabled | | | | | | |
| | 0 = Disabled | | — | | | | |
| bit 0 | ECCP1IE: EC | CCP1 Interrupt | Enable bit(" | | | | |
| | $\perp = \text{Enabled}$ 0 = Disabled | | | | | | |
| | | | | | | | |

REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

Note 1: These bits are available on PIC18F4682/4685 devices only.

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|-------------------------|-----------|-------------------------------|--------|---------|---------|---------|---------|---------|----------------------------|--|
| PORTD ⁽¹⁾ | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 54 | |
| LATD ⁽¹⁾ | LATD Data | LATD Data Output Register | | | | | | | | |
| TRISD ⁽¹⁾ | PORTD Dat | PORTD Data Direction Register | | | | | | | | |
| TRISE ⁽¹⁾ | IBF | OBF | IBOV | PSPMODE | | TRISE2 | TRISE1 | TRISE0 | 54 | |
| ECCP1CON ⁽¹⁾ | EPWM1M1 | EPWM1M0 | EDC1B1 | EDC1B0 | ECCP1M3 | ECCP1M2 | ECCP1M1 | ECCP1M0 | 53 | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers are available on PIC18F4682/4685 devices only.

| EXAMPLE | 12-1: | IMPLEMENTING | A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE |
|---------|--------|--------------|--|
| RTCinit | | | |
| | MOVLW | 80h | ; Preload TMR1 register pair |
| | MOVWF | TMR1H | ; for 1 second overflow |
| | CLRF | TMR1L | |
| | MOVLW | b'00001111' | ; Configure for external clock, |
| | MOVWF | T1OSC | ; Asynchronous operation, external oscillator |
| | CLRF | secs | ; Initialize timekeeping registers |
| | CLRF | mins | ; |
| | MOVLW | .12 | |
| | MOVWF | hours | |
| | BSF | PIE1, TMR1IE | ; Enable Timer1 interrupt |
| | RETURN | 1 | |
| RTCisr | | | |
| | BSF | TMR1H, 7 | ; Preload for 1 sec overflow |
| | BCF | PIR1, TMR1IF | ; Clear interrupt flag |
| | INCF | secs, F | ; Increment seconds |
| | MOVLW | .59 | ; 60 seconds elapsed? |
| | CPFSGI | secs | |
| | RETURN | 1 | ; No, done |
| | CLRF | secs | ; Clear seconds |
| | INCF | mins, F | ; Increment minutes |
| | MOVLW | .59 | ; 60 minutes elapsed? |
| | CPFSGI | ' mins | |
| | RETURN | 1 | ; No, done |
| | CLRF | mins | ; clear minutes |
| | INCF | hours, F | ; Increment hours |
| | MOVLW | .23 | ; 24 hours elapsed? |
| | CPFSGI | hours | |
| | RETURN | 1 | ; No, done |
| | MOVLW | .01 | ; Reset hours to 1 |
| | MOVWF | hours | |
| | RETURN | 1 | ; Done |
| 1 | | | |

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|--------------------------------|-----------|---------|---------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 51 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 54 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 54 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 54 |
| TMR1L | TMR1L Timer1 Register Low Byte | | | | | | | | |
| TMR1H | H TImer1 Register High Byte | | | | | | | | 52 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 52 |

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on PIC18F2682/2685 devices; always maintain these bits clear.

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

| WOOL SSPOV SSPEN CKP SS | PM3 ⁽³⁾ SSPM2 ⁽³⁾ SSPM1 ⁽³⁾ SSPM0 ⁽³⁾ |
|-------------------------------|---|
| bit 7 | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| hit 7 | WCOL Write Colligion Detect hit (Transmit made only) |
|----------------------|---|
| Dit 7 | 1 = The SSPRUE register is written while it is still transmitting the previous word |
| | (must be cleared in software) |
| | 0 = No collision |
| bit 6 | SSPOV: Receive Overflow Indicator bit ⁽¹⁾ |
| | SPI Slave mode: |
| | 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). |
| | 0 = No overflow |
| bit 5 | SSPEN: Master Synchronous Serial Port Enable bit ⁽²⁾ |
| | 1 = Enables serial port and configures SCK, SDO, SDI and SS as serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins⁽²⁾ |
| bit 4 | CKP: Clock Polarity Select bit |
| | 1 = Idle state for clock is a high level |
| | 0 = Idle state for clock is a low level |
| bit 3-0 | SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits |
| | 0101 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control enabled |
| | 0011 = SPI Master mode, clock = TMR2 output/2 |
| | 0010 - SFI Master mode, clock - FOSC/04 |
| | 0000 = SPI Master mode, clock = Fosc/4 |
| | -, |
| Note 1: In N writ | Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by ting to the SSPBUF register. |

- 2: When enabled, these pins must be properly configured as input or output.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I^2C^{TM} mode only.

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = (Fosc/4) x (SSPADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.



20.0 COMPARATOR MODULE

Note: Comparators are only available in 40/44-pin devices (PIC18F4682/4685).

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see **Section 21.0 "Comparator Voltage Reference Module"**). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register. The CMCON register (Register 20-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 20-1.

REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER

| R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|-----------------|--|---|--|------------------|-----------------|-----------------|-------|--|
| C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | |
| bit 7 | | • | • | | • | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit. rea | nd as '0' | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | |
| bit 7 bit 6 | C2OUT : Com <u>When C2INV</u> 1 = C2 VIN+ > 0 = C2 VIN+ < <u>When C2INV</u> 1 = C2 VIN+ < 0 = C2 VIN+ > C1OUT : Com | parator 2 Outp = 0: > C2 VIN- < C2 VIN- = 1: < C2 VIN- > C2 VIN- parator 1 Outp | ut bit ut bit | | | | | |
| | When C1INV 1 = C1 VIN+ > 0 = C1 VIN+ < | <u>= 0:</u> > C1 VIN- < C1 VIN- <u>= 1:</u> < C1 VIN- > C1 VIN- | | | | | | |
| bit 5 | C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted | | | | | | | |
| bit 4 | C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted | | | | | | | |
| bit 3 | CIS: Compara <u>When CM2:C</u> 1 = C1 VIN-C C2 VIN-C 0 = C1 VIN-C C2 VIN-C | ator Input Swite MO = 110: connects to RD connects to RD connects to RD connects to RD connects to RD | ch bit 0/PSP0/C1IN 2/PSP2/C2IN 1/PSP1/C1IN 3/PSP3/C2IN | + + - | | | | |
| bit 2-0 | CM2:CM0 : C Figure 20-1 s | omparator Moo hows the Com | le bits parator mode | s and the CM2 | :CM0 bit settin | as. | | |

$\label{eq:register23-11:} \textbf{TXBnDLC: TRANSMIT BUFFER n DATA LENGTH CODE $REGISTERS [0 \le n \le 2]$}$

| U-0 | R/W-x | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
|---------------|---|------------------------------|-------------|------------------|-----------------|-----------------|-------|--|--|--|--|--|
| _ | TXRTR | — | _ | DLC3 | DLC2 | DLC1 | DLC0 | | | | | |
| bit 7 | | · · · · · | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readable | e bit | W = Writable b | oit | U = Unimpler | nented bit, rea | d as '0' | | | | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | | | | |
| | | | | | | | | | | | | |
| bit 7 | Unimplemen | Unimplemented: Read as '0' | | | | | | | | | | |
| bit 6 | TXRTR: Tran | smit Remote Fr | ame Transm | nission Request | bit | | | | | | | |
| | 1 = Transmitted message will have TXRTR bit set | | | | | | | | | | | |
| | 0 = Transmitt | ed message wil | I have TXRT | R bit cleared | | | | | | | | |
| bit 5-4 | Unimplemen | ted: Read as '0 |)' | | | | | | | | | |
| bit 3-0 | DLC3:DLC0: Data Length Code bits | | | | | | | | | | | |
| | 1111 = Reserved | | | | | | | | | | | |
| | 1110 = Reserved | | | | | | | | | | | |
| | 1101 = Reserved | | | | | | | | | | | |
| | 1100 = Reserved | | | | | | | | | | | |
| | 1011 = Reserved | | | | | | | | | | | |
| | 1010 = Rese | 1010 = Reserved | | | | | | | | | | |
| | 1001 = Reserved | | | | | | | | | | | |
| | 1000 = Data length = 8 bytes | | | | | | | | | | | |
| | 0111 = Data | 0111 = Data length = 7 bytes | | | | | | | | | | |
| | 0110 = Data | length = 6 bytes | 3 | | | | | | | | | |
| | 0101 = Data | length = 5 bytes | 3 | | | | | | | | | |
| | 0100 = Data | length = 4 bytes | 3 | | | | | | | | | |
| | 0011 = Data | length = 3 bytes | 3 | | | | | | | | | |
| | 0010 = Data | length = 2 bytes | 3 | | | | | | | | | |
| | 0001 = Data | length = 1 bytes | 3 | | | | | | | | | |
| | 0000 = Data | length = 0 bytes | 3 | | | | | | | | | |

REGISTER 23-12: TXERRCNT: TRANSMIT ERROR COUNT REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-------|------|------|------|------|------|------|-------|
| TEC7 | TEC6 | TEC5 | TEC4 | TEC3 | TEC2 | TEC1 | TEC0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-0 **TEC7:TEC0:** Transmit Error Counter bits This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

EXAMPLE 23-3: TRANSMITTING A CAN MESSAGE USING BANKED METHOD

; Need to transmit Standard Identifier message 123h using TXBO buffer. ; To successfully transmit, CAN module must be either in Normal or Loopback mode. ; TXBO buffer is not in access bank. And since we want banked method, we need to make sure ; that correct bank is selected. BANKSEL TXBOCON ; One BANKSEL in beginning will make sure that we are ; in correct bank for rest of the buffer access. ; Now load transmit data into TXB0 buffer. MOVLW MY_DATA_BYTE1 ; Load first data byte into buffer ; Compiler will automatically set "BANKED" bit MOVWF TXB0D0 ; Load rest of data bytes - up to 8 bytes into TXBO buffer. . . . ; Load message identifier MOVLW 60H ; Load SID2:SID0, EXIDE = 0 MOVWF TXB0SIDL MOVLW 24H ; Load SID10:SID3 MOVWF TXB0SIDH ; No need to load TXB0EIDL:TXB0EIDH, as we are transmitting Standard Identifier Message only. ; Now that all data bytes are loaded, mark it for transmission. MOVLW B'00001000' ; Normal priority; Request transmission MOVWF TXB0CON ; If required, wait for message to get transmitted BTFSC TXB0CON, TXREQ ; Is it transmitted? BRA \$-2 ; No. Continue to wait... ; Message is transmitted.

| R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|---|--------------------------|----------------|------------------|------------------|----------------|--------|
| FIL3_1 | FIL3_0 | FIL2_1 | FIL2_0 | FIL1_1 | FIL1_0 | FIL0_1 | FIL0_0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| -n = Value at | POR | '1' = Bit is set | t | '0' = Bit is cle | eared | x = Bit is unk | nown |
| | | | | | | | |
| bit 7-6 | FIL3_1:FIL3_ | 0: Filter 3 Sele | ect bits 1 and | 0 | | | |
| | 11 = No mas | k | | | | | |
| | 10 = Filter 15 | | | | | | |
| | 01 = Accepta | nce Mask 1 | | | | | |
| bit E 4 | | C Filter 2 Sol | ant hits 1 and | 0 | | | |
| DII 5-4 | $\mathbf{FILZ}_{1.FILZ}_{1.1} = \mathbf{No} \operatorname{max}$ | _0. Filler 2 Seit | | 0 | | | |
| | 10 = Filter 15 | | | | | | |
| | 01 = Accepta | nce Mask 1 | | | | | |
| | 00 = Accepta | nce Mask 0 | | | | | |
| bit 3-2 | FIL1_1:FIL1_ | _0: Filter 1 Sele | ect bits 1 and | 0 | | | |
| | 11 = No mas | k | | | | | |
| | 10 = Filter 15 | nco Mask 1 | | | | | |
| | 00 = Accepta | nce Mask 0 | | | | | |
| bit 1-0 | FIL0 1:FIL0 | 0: Filter 0 Sele | ect bits 1 and | 0 | | | |
| | 11 = No mas | - k | | | | | |
| | 10 = Filter 15 | i | | | | | |
| | 01 = Accepta | nce Mask 1 | | | | | |
| | 00 = Accepta | nce Mask 0 | | | | | |

REGISTER 23-48: MSEL0: MASK SELECT REGISTER 0⁽¹⁾

Note 1: This register is available in Mode 1 and 2 only.

REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

| R/P-1 | U-0 | U-0 | U-0 | U-0 | R/P-0 | R/P-1 | U-0 |
|----------------|---|---|--|--------------------------------|------------------|------------|-------|
| MCLRE | — | — | — | — | LPT1OSC | PBADEN | — |
| bit 7 | | | | | | | bit 0 |
| r | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | bit | P = Programr | nable bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value whe | n device is unp | programmed | | u = Unchang | ed from progran | nmed state | |
| bit 7 | bit 7 MCLRE: MCLR Pin Enable bit 1 = MCLR pin enabled; RE3 input pin disabled 0 = RE3 input pin enabled; MCLR disabled | | | | | | |
| bit 6-3 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 2 | LPT1OSC: Lo 1 = Timer1 co 0 = Timer1 co | ow-Power Time Infigured for lov Infigured for hig | er1 Oscillator E w-power opera gher power op | Enable bit ation eration | | | |
| bit 1 | t 1 PBADEN: PORTB A/D Enable bit (Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.) 1 = PORTB<4:0> pins are configured as analog input channels on Reset 0 = PORTB<4:0> pins are configured as digital I/O on Reset | | | | | | |
| bit 0 | Unimplemen | ted: Read as ' | 0' | | | | |

REGISTER 24-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

| R/P-1 | R/P-0 | R/P-0 | R/P-0 | U-0 | R/P-1 | U-0 | R/P-1 |
|-------|-------|--------|--------|-----|-------|-----|--------|
| DEBUG | XINST | BBSIZ1 | BBSIZ2 | — | LVP | — | STVREN |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------|--|---|
| R = Readable | bit P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value whe | n device is unprogrammed | u = Unchanged from programmed state |
| | | |
| bit 7 | DEBUG: Background Debugger Enable b | pit |
| | 1 = Background debugger disabled, RB6 0 = Background debugger enabled, RB6 | and RB7 configured as general purpose I/O pins and RB7 are dedicated to In-Circuit Debug |
| bit 6 | XINST: Extended Instruction Set Enable I | pit |
| | 1 = Instruction set extension and Indexed | Addressing mode enabled |
| h : | 0 = Instruction set extension and indexed | Addressing mode disabled (Legacy mode) |
| DIT 5 | BBSIZ1: BOOT BIOCK SIZE Select Bit 1 11 = 4K words (8 Kbytes) boot block | |
| | 10 = 4K words (8 Kbytes) boot block | |
| bit 4 | BBSIZ2: Boot Block Size Select Bit 0 | |
| | 01 = 2K words (4 Kbytes) boot block | |
| | 00 = 1K words (2 Kbytes) boot block | |
| bit 3 | Unimplemented: Read as '0' | |
| bit 2 | LVP: Single-Supply ICSP™ Enable bit | |
| | 1 = Single-Supply ICSP enabled | |
| 1.11 A | | |
| bit 1 | Unimplemented: Read as '0' | |
| bit 0 | STVREN: Stack Full/Underflow Reset En | able bit |
| | 1 = Stack full/underflow will cause Reset | aat |
| | U = Stack full/undernow will not cause Re | Set |
| | | |

| BTF | sc | Bit Test Fil | le, Skip if Cl | ear | BTF | SS | Bit Test Fi | le, Skip if Se | t |
|-------------|---|---|---|---|---------|---|--|---|---|
| Synta | ax: | BTFSC f, b | {,a} | | Synta | IX: | BTFSS f, b { | ,a} | |
| Oper | ands: | 0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1] | | | Opera | ands: | 0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1] | | |
| Oper | ation: | skip if (f) | = 0 | | Opera | ation: | skip if (f) | = 1 | |
| Statu | s Affected: | None | | | Statu | s Affected: | None | | |
| Enco | ding: | 1011 | bbba ff | ff ffff | Enco | ding: | 1010 | bbba ff | ff ffff |
| Desc | ription: | If bit 'b' in rea instruction is the next instru- current instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (c If 'a' is '0' and is enabled, the Indexed Lite mode where See Section Bit-Oriented | gister 'f' is '0', t skipped. If bit ruction fetched uction executio executed instruction. e Access Bank BSR is used to default). d the extended his instruction ral Offset Addr ever $f \le 95$ (5Ff 25.2.3 "Byte- I Instructions | then the next 'b' is '0', then during the n is discarded ead, making (is selected. If p select the instruction set operates in essing h). Oriented and in Indexed | Desc | ription: | If bit 'b' in re- instruction is the next instru- current instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (c If 'a' is '0' an set is enable in Indexed L mode where See Section Bit-Oriented | gister 'f' is '1', t skipped. If bit ruction fetched uction executio e executed instruction. e Access Bank BSR is used to default). d the extended ed, this instruction ever $f \le 95$ (5Ff e 25.2.3 "Byte- d Instructions | then the next 'b' is '1', then during the n is discarded ead, making (is selected. If p select the d instruction ion operates Idressing h). Oriented and in Indexed |
| | | Literal Offse | et Mode" for d | etails. | | | Literal Offso | et Mode" for d | etails. |
| Word | IS: | 1 | | | Word | s: | 1 | | |
| Cycle | 28: | 1(2) Note: 3 cy by a | cles if skip and a 2-word instru | d followed ction. | Cycle | S: | 1(2) Note: 3 cyd by a | cles if skip and 2-word instruc | followed tion. |
| QC | ycle Activity: | | | | QC | cle Activity: | | | |
| | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read | Process | No | | Decode | Read | Process | No |
| 16 - 1 | | register 'f' | Data | operation | 16 - 1- | | register 'f' | Data | operation |
| IT SK | ip: | 00 | 00 | 04 | IT SKI | p: | 00 | 00 | 04 |
| | Q1 No | Q2 | Q3 No | Q4 | | Q1 No | Q2 | Q3 No | Q4 |
| | operation | operation | operation | operation | | operation | operation | operation | operation |
| lf sk | ip and followed | by 2-word ins | truction: | | lf ski | p and followed | by 2-word ins | truction: | |
| | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 |
| | No | No | No | No | | No | No | No | No |
| | operation | operation | operation | operation | | operation | operation | operation | operation |
| | No | No | No | No | | No | No | No | No |
| | operation | operation | operation | operation | | operation | operation | operation | operation |
| <u>Exan</u> | <u>nple:</u> | HERE BI FALSE : TRUE : | FFSC FLAG | , 1 , 0 | Exam | iple: | HERE BI FALSE : TRUE : | FFSS FLAG | , 1, 0 |
| | Before Instruct PC After Instructio If FLAG< PC If FLAG< PC | tion = add n 1> = 0; = add 1> = 1; = add | ress (HERE) ress (TRUE) ress (False) | | | Before Instruct PC After Instructio If FLAG< PC If FLAG< PC | tion = add n = 0; = add 1> = 1; = add | ress (HERE) ress (FALSE) ress (TRUE) | |

| DECFSZ Decrement f, Skip if 0 | | | | | | | | |
|--|---|--|---------------------------|----------------|--|--|--|--|
| Syntax: | DECFSZ | f {,d {,a}} | | | | | | |
| Operands: | $0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$ | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | | | | |
| Operation: | (f) – 1 \rightarrow skip if res | (f) – 1 \rightarrow dest, skip if result = 0 | | | | | | |
| Status Affected: | None | None | | | | | | |
| Encoding: | 0010 | 11da | ffff | ffff | | | | |
| Description: Words: | The conte decremen placed in placed ba If the resu which is a and a NO it a two-cy If 'a' is '1' GPR ban If 'a' is '0' set is ena in Indexe mode wh Section 2 Bit-Orien Literal O | The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | | |
| Cycles: | 1(2) | | | | | | | |
| Cycles. | Note: | 3 cycles if sl by a 2-word | kip and fo instruction | ollowed on. | | | | |
| Q Cycle Activity | /: | | | . | | | | |
| Q1 Decode | Q2 Read | Q3 Proces | s V | Q4 Vrite to | | | | |
| If skip: | register i | Data | ue | Sunation | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | | |
| No | No | No | | No | | | | |
| operation | operation | operatio | on op | peration | | | | |
| If skip and follow | wed by 2-word | instruction: | | 04 | | | | |
| No | No. | No | | No No | | | | |
| operation | operation | operatio | on or | peration | | | | |
| No | No | No | | No | | | | |
| operation | operation | operatio | on op | peration | | | | |
| Example: | HERE CONTINU | DECFS: GOTO E | Z CNI LOC | ?, 1, 1)P | | | | |
| Before Inst PC After Instru CNT | ruction = Addre ction = CNT - | ess (here) - 1 | | | | | | |
| | = 0; PC = Addree = 0; $\neq 0;$ | SS (CONTI | INUE) | | | | | |
| F | -c = Addre | :55 (HEKE | +∠) | | | | | |

| DCF | SNZ | Decreme | Decrement f, Skip if Not 0 | | | | | |
|--|----------------------|---|--|--|--|--|--|--|
| Synta | ax: | DCFSNZ | DCFSNZ f {,d {,a}} | | | | | |
| Oper | ands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$ | | | | | |
| Oper | ation: | (f) – 1 \rightarrow de skip if resul | (f) – 1 \rightarrow dest, skip if result $\neq 0$ | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0100 | 11da ff | ff ffff | | | | |
| $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | f are the result is he result is dy fetched is executed cycle nk is selected. ed to select the led instruction ction operates Addressing Fh). See riented and hs in Indexed details. | | | | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: vole Activity | 1(2) Note: 3 o by | cycles if skip a a 2-word inst | and followed ruction. | | | | |
| <u> </u> | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read register 'f' | Process Data | Write to destination | | | | |
| lf sk | ip: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No | | | | |
| lfek | in and follower | d by 2-word in | operation: | operation | | | | |
| 11 51 | | 0.2 | 0.3 | 04 | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| <u>Exan</u> | nple: | HERE ZERO NZERO | DCFSNZ TE : : | MP, 1, 0 | | | | |
| | Before Instruc | tion – | 2 | | | | | |
| | After Instruction | = on | ſ | | | | | |
| | TEMP | = | TEMP – 1, | | | | | |
| | IT LEMP PC | = | u; Address (| ZERO) | | | | |
| | If TEMP | ≠ = | 0; Address | NZERO) | | | | |
| | . 0 | | | , | | | | |

| MO\ | /FF | Move f to | o f | | |
|------------------------|--|---|--|--|---|
| Synta | ax: | MOVFF f | _s ,f _d | | |
| Oper | ands: | $0 \le f_s \le 409$ $0 \le f_d \le 409$ | 95 95 | | |
| Oper | ation: | $(f_s) \to f_d$ | | | |
| Statu | s Affected: | None | | | |
| Enco 1st w 2nd v | ding: vord (source) word (destin.) | 1100 1111 | ffff ffff | ffff ffff | ffff _s ffff _d |
| Desc | ription: | The conter moved to c Location of in the 4096 FFFh) and can also be FFFh. Either sour (a useful sp MOVFF is p transferring peripheral buffer or an The MOVFF PCL, TOSI destination | nts of sou lestinatio f source " b-byte dat location e anywhe rce or des pecial situ articularly g a data n register (n I/O port r instructi U, TOSH | rce regist n register f_s ' can be ta space (of destina- tre from 0 stination c uation). y useful for nemory lo such as th). on canno or TOSL | rer 'f _s ' are 'f _d '. anywhere (000h to ation 'f _d ' 00h to can be W or cation to a he transmit t use the as the |
| Word | ls: | 2 | | | |
| Cycle | es: | 2 (3) | | | |
| QC | ycle Activity: | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 |
| | Decode | Read register 'f' (src) | Proce Data | ess a o | No peration |
| | Decode | No operation No dummy | No operat | ion re | Write egister 'f' (dest) |

| MO\ | /LB | Move Lite | eral to L | ow Nibb | le in BSR |
|-------------|---------------------------|--|---|---|---|
| Synta | ax: | MOVLW | ĸ | | |
| Oper | ands: | $0 \le k \le 255$ | 5 | | |
| Oper | ation: | $k \to BSR$ | | | |
| Statu | s Affected: | None | | | |
| Enco | ding: | 0000 | 0001 | kkkk | kkkk |
| Desc | ription: | The eight- Bank Sele of BSR<7: regardless | bit literal ' ct Registe 4> always of the va | k' is loade er (BSR). s remains lue of k ₇ :l | ed into the The value '0', <4. |
| Word | IS: | 1 | | | |
| Cycle | es: | 1 | | | |
| QC | ycle Activity: | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 |
| | Decode | Read literal 'k' | Proce Data | ess Wi a 'k | rite literal ' to BSR |
| <u>Exan</u> | <u>nple:</u> | MOVLB | 5 | | |
| | Before Instruc BSR Reg | tion gister = 02 | 2h | | |

05h

After Instruction

BSR Register =

No dummy

| Example: | MOVFF | REG1, | REG2 |
|----------|-------|-------|------|

read

| Before Instruction REG1 REG2 | = = | 33h 11h |
|------------------------------------|--------|------------|
| After Instruction | | |
| REG1 REG2 | = = | 33h 33h |

| MULLW | Multiply Literal with W | | | | | | |
|-------------------|--|---|-------|------|--|--|--|
| Syntax: | MULLW | k | | | | | |
| Operands: | $0 \le k \le 255$ | $0 \le k \le 255$ | | | | | |
| Operation: | (W) x k \rightarrow | PRODH:I | PRODL | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 0000 | 1101 | kkkk | kkkk | | | |
| Description: | An unsigne out betwee 8-bit literal placed in ti pair. PROD W is uncha None of th Note that r possible in is possible | An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | |
| Decode | Read literal 'k' | Write egisters RODH: PRODL | | | | | |
| Example: | Example: MULLW 0C4h | | | | | | |

| W | = | E2h |
|-------------------|---|-----|
| PRODH | = | ? |
| PRODL | = | ? |
| After Instruction | | |
| W | = | E2h |
| PRODH | = | ADh |
| PRODL | = | 08h |
| | | |

| MULWF | Multiply | W with f | | | | |
|----------------------------|---|---|---|--|--|--|
| Syntax: | MULWF | f {,a} | | | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | $\begin{array}{l} 0\leq f\leq 255\\ a\in [0,1] \end{array}$ | | | | |
| Operation: | (W) x (f) – | (W) x (f) \rightarrow PRODH:PRODL | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 0000 | 001a ff | ff ffff | | | |
| Description: | An unsign out betwee register file result is st register pa high byte. unchange None of th Note that r possible ir result is po If 'a' is '0', selected. I to select th If 'a' is '0' instruction Offset Add $f \le 95$ (5FH "Byte-Ori Instruction Mode" for | ed multiplication en the contents e location 'f'. T ored in the PR air. PRODH co Both W and 'f d. the Status flags the Status flags the Access Bi f 'a' is '1', the the GPR bank of and the extension operates in In dressing mode the Section ented and Bit ns in Indexed details. | on is carried s of W and the The 16-bit CODH:PRODI Intains the are affected. when or Carry is n. A Zero t detected. ank is BSR is used (default). ded d, this ndexed Litera whenever n 25.2.3 -Oriented Literal Offse | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | |
| Decode | Read register 'f' | Process Data | Write registers PRODH: PRODL | | | |
| Example: Before Instruc | MULWF | REG, 1 | | | | |
| | - 04 | ni Sh | | | | |

| = | C4h |
|---|-----|
| = | B5h |
| = | ? |
| = | ? |
| | |
| = | C4h |
| = | B5h |
| = | 8Ah |
| = | 94h |
| | |

| RLNCF | Rotate Left f (No Carry) | RRCF | Rotate Right f through Carry | | |
|--|--|---|---|--|--|
| Syntax: | RLNCF f {,d {,a}} | Syntax: | RRCF f {,d {,a}} | | |
| Operands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | Operands: | 0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1] | | |
| Operation: | $(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$ | Operation: | $(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$ | | |
| Status Affected: | N, Z | Status Affected: | | | |
| Encoding: | 0100 01da ffff ffff | Encoding: | | | |
| Description: | The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the | Encoding: Description: | The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). | | |
| Words: Cycles: Q Cycle Activity: Q1 Decode | If a is 1, the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. I register f 1 1 Q2 Q3 Q4 Read Process Write to register (f) | Words: Cycles: Q Cycle Activity: | If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 1 1 1 1 02 03 04 | | |
| | register t' Data destination | Q1 Decode | Q2 Q3 Q4 Read Process Write to | | |
| Example: | RLNCF REG, 1, 0 | Becould | register 'f' Data destination | | |
| Before Instruc REG After Instructio REG | ction = 1010 1011 on = 0101 0111 | Example: Before Instruct REG C After Instructio REG W | RRCF REG, 0, 0 tion = 1110 0110 = 0 on = 1110 0110 = 0111 0011 = 0 | | |

| TBL | RD | Table Read | | | | | | |
|---|----------------------------------|--|---------------------|----------------------------|----------------------------|--------------------------------------|---|--|
| Synta | ax: | TBLRD (*; *+; *-; +*) | | | | | | |
| Oper | ands: | None | | | | | | |
| Operation: if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR, (Prog Mem (TBLPTR)) \rightarrow TABLAT | | | | | | | т, т, т, т | |
| Statu | s Affected: | None | | | | | | |
| Enco | oding: | 0000 | 0 | 000 | 00 | 00 | 10nn nn=0 * =1 *+ =2 *- =3 +* | |
| Desc | ription: | This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer, called Table Pointer (TBLPTR), is used. | | | | | | |
| | | The TBLPTF each byte in has a 2-Mby | R (a the te a | 21-bit progra addres | : point am me s rang | er) po emory je. | oints to /. TBLPTR | |
| TBLPTR[0] = 0: Least Significant Byte o Program Memory Word TBLPTR[0] = 1: Most Significant Byte o Program Memory Word The TBLRD instruction can modify the val of TBLPTR as follows: | | | | | | nt Byte of ory Word it Byte of | | |
| | | | | | | the value | | |
| | | no change | Э | | | | | |
| | | post-incre | me | nt | | | | |
| | post-decrement pro-increment | | | | | | | |
| Word | le. | 1 | | | | | | |
| Cycle | | 2 | | | | | | |
| | vcle Activity | - | | | | | | |
| 20 | Q1 | , Q2 Q3 Q4 | | | Q4 | | | |
| | Decode | No | | No |) | | No | |
| | | operation | | opera | ition | op | eration | |

No operation (Write

TÀBLAT)

TBLRD Table Read (Continued)

| Example 1: | TBLRD | *+ | ; | |
|--------------------|----------|----|---|----------|
| Before Instruction | n | | | |
| TABLAT | | | = | 55h |
| TBLPTR | 0040504 | | = | 00A356h |
| MEMORY(| 00A356N) | | = | 34N |
| After Instruction | | | | . |
| IABLAI | | | = | 34h |
| IBLPIR | | | = | 00A357h |
| Example 2: | TBLRD | +* | ; | |
| Before Instruction | n | | | |
| TABLAT | | | = | 0AAh |
| TBLPTR | | | = | 01A357h |
| MEMORY(| 01A357h) | | = | 12h |
| MEMORY(| 01A358h) | | = | 34h |
| After Instruction | | | | |
| TABLAT | | | = | 34h |
| TBLPTR | | | = | 01A358h |

No

operation

No operation

(Read Program Memory) No

operation

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

| PIC18LF (Indu | 2682/2685/4682/4685 strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | l) Irial | | |
|--|---------------------------------------|--|-----|-------|---|---|---------------------------------------|-----------------|--|
| PIC18F2682/2685/4682/4685 (Industrial, Extended) Standard Operating Conditions (u Operating temperature -40°C -40°C | | | | | onditions (unless -40°C ≤ TA -40°C ≤ TA | s otherwise stated $\Delta \le +85^{\circ}$ C for indust $\Delta \le +125^{\circ}$ C for exte | I) irial nded | | |
| Param No. | Device | Тур | Max | Units | s Conditions | | | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | |
| | PIC18LF268X/468X | 15 | 36 | μΑ | -40°C | | | | |
| | | 15 | 36 | μA | +25°C | VDD = 2.0V | | | |
| | | 15 | 36 | μA | +85°C | | | | |
| | PIC18LF268X/468X | 40 | 100 | μA | -40°C | | | | |
| | | 35 | 100 | μA | +25°C | VDD = 3.0V | Fosc = 31 kHz | | |
| | | 30 | 100 | μA | +85°C | | Internal oscillator source) | | |
| | All devices | 105 | 200 | μA | -40°C | | , | | |
| | | 90 | 200 | μA | +25°C | | | | |
| | | 80 | 200 | μA | +85°C | VDD - 5.0V | | | |
| | Extended devices only | 80 | 200 | μA | +125°C | | | | |
| | PIC18LF268X/468X | 0.32 | 1 | mA | -40°C | Vdd = 2.0V | | | |
| | | 0.33 | 1 | mA | +25°C | | | | |
| | | 0.33 | 1 | mA | +85°C | | | | |
| | PIC18LF268X/468X | 0.6 | 1.6 | mA | -40°C | | | | |
| | | 0.55 | 1.6 | mA | +25°C | VDD = 3.0V | Fosc = 1 MHz | | |
| | | 0.6 | 1.6 | mA | +85°C | | Internal oscillator source) | | |
| | All devices | 1.1 | 3 | mA | -40°C | | | | |
| | | 1.1 | 3 | mA | +25°C | | | | |
| | | 1 | 3 | mA | +85°C | VDD = 5.0V | | | |
| | Extended devices only | 1 | 3 | mA | +125°C | | | | |
| | PIC18LF268X/468X | 0.8 | 2.2 | mA | -40°C | | | | |
| | | 0.8 | 2.2 | mA | +25°C | VDD = 2.0V | | | |
| | | 0.8 | 2.2 | mA | +85°C | | | | |
| | PIC18LF268X/468X | 1.3 | 3 | mA | -40°C | VDD = 3.0V | | | |
| | | 1.3 | 3 | mA | +25°C | | FOSC = 4 MHZ | | |
| | | 1.3 | 3 | mA | +85°C | | Internal oscillator source) | | |
| | All devices | 2.5 | 5.3 | mA | -40°C | - VDD = 5.0V | , , , , , , , , , , , , , , , , , , , | | |
| | | 2.5 | 5.3 | mA | +25°C | | VDD = 5.0V | $V_{DD} = 5.0V$ | |
| | | 2.5 | 5.3 | mA | +85°C | | | | |
| | Extended devices only | 2.5 | 8 | mA | +125°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2RExT (mA) with RExT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available