



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	96KB (48K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2685-i-so


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	SBOREN	_	RI	TO	PD	POR	BOR			
L <b>egend:</b> R = Readab										
R = Readab							bit			
R = Readab -n = Value a										
	la hit	W = Writable	bit	II = I Inimpler	mented bit, rea	ad as 'O'				
		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkn	own			
		1 - Dit 13 30			arca		00011			
bit 7	IPEN: Interrup	t Priority Enal	ble bit							
	1 = Enable pr	-								
		-		IC16CXXX Cor	mpatibility mod	de)				
bit 6	SBOREN: BC	R Software E	nable bit <sup>(1)</sup>							
	If BOREN1:B									
		1 = BOR is enabled								
		0 = BOR is disabled <u>If BOREN1:BOREN0 = 00, 10 or 11:</u>								
	Bit is disabled									
bit 5	Unimplemen	ed: Read as	·0'							
bit 4	RI: RESET Instruction Flag bit									
	1 = The RESET instruction was not executed (set by firmware only)									
		T instruction t Reset occur		d causing a de	vice Reset (m	nust be set in so	ftware after			
bit 3	TO: Watchdog	I Time-out Fla	g bit							
		•		or SLEEP instr	uction					
	0 = A WDT time-out occurred									
bit 2	PD: Power-Do		-							
	<ul> <li>1 = Set by power-up or by the CLRWDT instruction</li> <li>0 = Set by execution of the SLEEP instruction</li> </ul>									
bit 1				Clion						
	<b>POR:</b> Power-on Reset Status bit 1 = A Power-on Reset has not occurred (set by firmware only)									
	<ul> <li>a Power-on Reset has not occurred (set by firmware only)</li> <li>a Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> </ul>									
bit 0	BOR: Brown-		-							
	1 = A Brown-	out Reset has	not occurred	(set by firmwar	e only)					
	0 = A Brown-	out Reset occ	urred (must b	e set in softwar	e after a Brow	n-out Reset occu	ırs)			
Note 1: If	f SBOREN is enat	led, its Reset	state is '1'; ot	herwise, it is '0						
	The actual Reset version of the section of the sect						owing this			

### REGISTER 4-1: RCON: RESET CONTROL REGISTER

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).



### 9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

### REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF			
bit 7							bit 0			
Legend:	- L:L		L :4			-l (O)				
R = Readable		W = Writable		•	mented bit, read					
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unkr	IOWN			
bit 7	PSPIF: Para	llel Slave Port F	Read/Write In	terrupt Flag bit <sup>(</sup>	1)					
	1 = A read o	or a write operat or write has oc	ion has taker			tware)				
bit 6	ADIF: A/D C	onverter Interru	pt Flag bit							
		conversion com		be cleared in s	oftware)					
		conversion is r	•							
bit 5		RT Receive Inte				ic road)				
	<ul> <li>1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The EUSART receive buffer is empty</li> </ul>									
bit 4		RT Transmit Int								
	1 = The EUS	SART transmit I SART transmit I	ouffer, TXREC		ared when TXF	REG is written)				
bit 3	SSPIF: Mast	ter Synchronous	Serial Port I	nterrupt Flag b	it					
		smission/recep to transmit/rece		ete (must be cle	eared in softwa	re)				
bit 2	CCP1IF: CC	P1 Interrupt Fla	g bit							
		<u>te:</u> register captur 1 register captu		nust be cleared	in software)					
		ode: register compa 1 register comp			cleared in soft	ware)				
	<u>PWM mode:</u> Unused in th									
bit 1	TMR2IF: TM	IR2 to PR2 Mate	ch Interrupt F	lag bit						
		o PR2 match oc 2 to PR2 match		be cleared in s	oftware)					
bit 0	TMR1IF: TM	R1 Overflow In	terrupt Flag b	it						
		egister overflow egister did not o		leared in softw	are)					

Note 1: This bit is reserved on PIC18F2682/2685 devices; always maintain this bit clear.

### 10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2682/2685/4682/ 4685 device selected, PORTE is implemented in two different ways.

For PIC18F4682/4685 devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6/C1OUT and RE2/CS/AN7/C2OUT) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a	а	Power-on	Reset,	RE2:RE0	are
	confi	gu	ired as anal	log input	s.	

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The fourth pin of PORTE ( $\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$ ) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin. As such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as				
	a digital input only if Master Clear				
	functionality is disabled.				

### EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	;	Initialize PORTE by clearing output data latches
CLRF	LATE	;	Alternate method to clear output data latches
MOVLW	0Ah	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	03h	;	Value used to
		;	initialize data
		;	direction
MOVLW	07h	;	Turn off
MOVWF	CMCON	;	comparators
MOVWF	TRISC	;	Set RE<0> as inputs
		;	RE<1> as outputs
		;	RE<2> as inputs

### 10.5.1 PORTE IN 28-PIN DEVICES

For PIC18F2682/2685 devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

### 13.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

### 13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 2-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divideby-16 prescale options. These options are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- · a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

### REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

NOTES:

### V+ PIC18F268X/468X QC FET QA FET Driver Driver P1A Load P1B FET FET Driver Driver P1C QB QD V-P1D

### FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

### 16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the EPWM1M1 bit in the ECCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc \* (Timer2 Prescale Value)) before the next PWM period begins. The Timer2 prescaler will either be 1, 4 or 16, depending on the value of the T2CKPS bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:


- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 16-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.



### FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)






### 17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-18).





### **19.1** A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

**Note:** When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

### EQUATION 19-1: A/D ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

### EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{Tc/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
or TC	=	-(CHOLD)(RIC + RSS + RS) $\ln(1/2048)$

### EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED A/D ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	5 μs
TCOFF	=	(Temp – 25°C)(0.05 μs/°C) (50°C – 25°C)(0.05 μs/°C) 1.25 μs
Temper	ature	coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms.
ТС	=	-(CHOLD)(RIC + RSS + RS) $\ln(1/2047) \ \mu s$ -(120 pF) (1 k $\Omega$ + 7 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) $\mu s$ 9.61 $\mu s$
TACQ	=	5 μs + 1.25 μs + 9.61 μs 12.86 μs

## REGISTER 23-6: TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, HIGH BYTE [0 $\leq$ n $\leq$ 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9  | SID8  | SID7  | SID6  | SID5  | SID4  | SID3  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID10:SID3: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits EID28:EID21 (if EXIDE = 1).

## REGISTER 23-7: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE [0 $\leq$ n $\leq$ 2]

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	t U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	SID2:SID0: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)
	Extended Identifier bits EID20:EID18 (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	<ul> <li>1 = Message will transmit extended ID, SID10:SID0 become EID28:EID18</li> <li>0 = Message will transmit standard ID, EID17:EID0 are ignored</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier bits

## REGISTER 23-8: TXBnEIDH: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 $\leq$ n $\leq$ 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9  | EID8  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	itable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **EID15:EID8:** Extended Identifier bits (not used when transmitting standard identifier message)

### EXAMPLE 23-3: TRANSMITTING A CAN MESSAGE USING BANKED METHOD

; Need to transmit Standard Identifier message 123h using TXBO buffer. ; To successfully transmit, CAN module must be either in Normal or Loopback mode. ; TXBO buffer is not in access bank. And since we want banked method, we need to make sure ; that correct bank is selected. BANKSEL TXB0CON ; One BANKSEL in beginning will make sure that we are ; in correct bank for rest of the buffer access. ; Now load transmit data into TXB0 buffer. MOVLW MY\_DATA\_BYTE1 ; Load first data byte into buffer ; Compiler will automatically set "BANKED" bit MOVWF TXB0D0 ; Load rest of data bytes - up to 8 bytes into TXBO buffer. . . . ; Load message identifier MOVLW 60H ; Load SID2:SID0, EXIDE = 0 MOVWF TXB0SIDL MOVLW 24H ; Load SID10:SID3 MOVWF TXB0SIDH ; No need to load TXB0EIDL:TXB0EIDH, as we are transmitting Standard Identifier Message only. ; Now that all data bytes are loaded, mark it for transmission. MOVLW B'00001000' ; Normal priority; Request transmission MOVWF TXB0CON ; If required, wait for message to get transmitted BTFSC TXB0CON, TXREQ ; Is it transmitted? BRA \$-2 ; No. Continue to wait... ; Message is transmitted.

RXFCON0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
KAFCONU	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN
RXFCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONT	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN
bit 7								bit 0
Legend:			C = Clearabl	e bit				
R = Readable bit			W = Writable	e bit	U = Unimplemented bit, re		ead as '0'	
-n = Value at POR			'1' = Bit is se	t	'0' = Bit is cleared x = Bit is			known

### **REGISTER 23-45: RXFCONn: RECEIVE FILTER CONTROL REGISTER n** $[0 \le n \le 1]^{(1)}$

bit 7-0 **RXFnEN:** Receive Filter n Enable bits

0 = Filter is disabled

1 = Filter is enabled

Note 1: This register is available in Mode 1 and 2 only.

Note: Register 23-46 through Register 23-51 are writable in Configuration mode only.

## REGISTER 23-46: SDFLC: STANDARD DATA BYTES FILTER LENGTH COUNT REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	FLC4	FLC3	FLC2	FLC1	FLC0
bit 7							bit 0


Legend:							
R = Readat	ole bit	W = Writ	able bit	U = Unimplemented bit	ented bit, read as '0'		
-n = Value a	at POR	'1' = Bit i	s set	'0' = Bit is cleared	x = Bit is unknown		
bit 7-5	Unimplemer	ited: Read	<b>as '</b> 0'				
bit 4-0	FLC4:FLC0:	Filter Leng	gth Count bits				
	Mode 0:						
	Not used; for	ced to '00	000'.				
	00000-10010 = 0		depends on DL		e filter. Actual number of bits use 3:0> or BnDLC<3:0> if configure		
	If DLC3:DLC0	) = 0000		ompared with incoming da	ta bits.		
			Up to 8 data bi	ts of RXFnEID<7:0>, as c	letermined by FLC2:FLC0, will be per of data bits of the incoming		
	If DLC3:DLC0	) = 0010	Up to 16 data b		determined by FLC3:FLC0, will b per of data bits of the incomin		
	If DLC3:DLC0 = 0011				determined by FLC4:FLC0, will b per of data bits of the incomin		

Note 1: This register is available in Mode 1 and 2 only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6 bit 5-4	11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1 nce Mask 0 I <b>0_0:</b> Filter 10 k nce Mask 1					
bit 3-2	FIL9_1:FIL9_ 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ect bits 1 and (	D			
bit 1-0	FIL8_1:FIL8_ 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ect bits 1 and (	0			

## REGISTER 23-50: MSEL2: MASK SELECT REGISTER 2<sup>(1)</sup>

**Note 1:** This register is available in Mode 1 and 2 only.



### 23.11 Programming Time Segments

Some requirements for programming of the time segments:

- Prop\_Seg + Phase\_Seg 1  $\geq$  Phase\_Seg 2
- Phase\_Seg  $2 \ge$  Sync Jump Width.

For example, assume that a 125 kHz CAN baud rate is desired, using 20 MHz for Fosc. With a Tosc of 50 ns, a baud rate prescaler value of 04h gives a TQ of 500 ns. To obtain a Nominal Bit Rate of 125 kHz, the Nominal Bit Time must be 8  $\mu$ s or 16 TQ.

Using 1 TQ for the Sync\_Seg, 2 TQ for the Prop\_Seg and 7 TQ for Phase Segment 1 would place the sample point at 10 TQ after the transition. This leaves 6 TQ for Phase Segment 2.

By the rules above, the Sync Jump Width could be the maximum of 4 Tq. However, normally a large SJW is only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. Typically, an SJW of 1 is enough.

### 23.12 Oscillator Tolerance

As a rule of thumb, the bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 Kbit/sec. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

### 23.13 Bit Timing Configuration Registers

The Baud Rate Control registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18F2682/2685/4682/4685 devices are in Configuration mode.

### 23.13.1 BRGCON1

The BRP bits control the baud rate prescaler. The SJW<1:0> bits select the synchronization jump width in terms of multiples of TQ.

### 23.13.2 BRGCON2

The PRSEG bits set the length of the propagation segment in terms of Tq. The SEG1PH bits set the length of Phase Segment 1 in To. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times: twice at TQ/2 before the sample point and once at the normal sample point (which is at the end of Phase Segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of Phase Segment 2 is determined. If this bit is set to a '1', then the length of Phase Segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of Phase Segment 2 is the greater of Phase Segment 1 and the Information Processing Time (which is fixed at 2 TQ for the PIC18F2682/2685/4682/4685).

### 23.13.3 BRGCON3

The PHSEG2<2:0> bits set the length (in TQ) of Phase Segment 2 if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2<2:0> bits have no effect.

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7	•						bit (
Legend:							
R = Reada	hle hit	P = Program	mahle hit	II = I Inimpler	mented bit, read	l as '0'	
	when device is unp	-		•	ed from program		
-n = value	when device is unp	logrammed		u = Onchang	ed from program	nineu state	
bit 7-5	Unimplement	nd: Road as	٠́ <sup>^</sup>				
	-			taaala Calaat k	:4-		
bit 4-1			uog nimer Pos	tscale Select b	nis		
	1111 = 1:32,7 1110 = 1:16,3						
	1110 = 1.10,3 1101 = 1.8,19						
	1100 = 1:4,09						
	1011 = <b>1:2,04</b>						
	1010 = 1:1,02						
	1001 <b>= 1:512</b>						
	1000 <b>= 1:256</b>						
	0111 <b>= 1:128</b>						
	0110 <b>= 1:64</b>						
	0101 <b>= 1:32</b>						
	0100 <b>= 1:16</b>						
	0011 <b>= 1:8</b>						
	0010 = 1:4						
	0001 = 1:2						
	0000 = 1:1						
bit 0	WDTEN: Wate	-	nable bit				
	1 = WDT enal						
	0 = WDT disa	bled (control i	s placed on the	e SWDTEN bit	)		

### REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

SUE	WFB	Su	btract	W fron	n f wit	h B	orrow
Synta	ax:	SU	BWFB	f {,d {	,a}}		
Oper	ands:	0 ≤	f ≤ 255				
			[0,1]				
-			[0,1]	-			
•	ation:	• •		$(\overline{C}) \rightarrow d$	est		
	s Affected:		OV, C, [	DC, Z			
Enco	0		101	10da	fff		ffff
<ul> <li>Description: Subtract W and the Carry flag (borrow from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored bain register 'f' (default).</li> <li>If 'a' is '0', the Access Bank is selected if 'a' is '1', the BSR is used to select the GPR bank (default).</li> <li>If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed</li> </ul>							ent is stored ored back selected. select the struction operates sessing See ed and Indexed
14/	1		eral Off	set Mod	le" for (	deta	IIS.
Word		1					
Cycle		1					
QC	ycle Activity:		$\cap$	C	12		04
	Q1 Decode	R	Q2 lead	1	23 cess	Ň	Q4 Vrite to
	200040		ister 'f'	Da			stination
Exan	nple 1:	S	UBWFB	REG,	1, 0		
	Before Instruc	tion					
	REG W	=	19h 0Dh	(00			
	č	=	1	(00)	00 110	)1)	
	After Instructio						
	REG W	=	0Ch 0Dh	(00) (00)			
	С	=	1	(00	00 110	/ _ /	
	Z N	=	0 0	; res	ult is po	ositiv	/e
Exan	nple 2:	S	UBWFB	REG,	0,0		
	Before Instruc	tion					
	REG W	=	1Bh 1Ah	(00 (00	01 101 01 101		
	č	=	0	(00	01 101	10)	
	After Instructio						
	REG W	=	1Bh 00h	(00)	01 101	L1)	
	C Z	=	1		ultio		
	Z N	=	0	, ies	ult is ze	10	
Exan	nple 3:	S	UBWFB	REG,	1, 0		
	Before Instruc	tion					
	REG W	=	03h 0Eh	(00 (00	00 001 00 110		
	č	=	1	(00	00 110	)1)	
	After Instructio		<b>FFb</b>		11		
	REG	=	F5h	(11 ; <b>[2</b> 's	11 010 5 comp]	10)	
	W C	=	0Eh 0		00 110		
	Z	=	0				
	Ν	=	1	; res	ult is ne	egat	ive

SWAPF	Swap f						
Syntax:	SWAPF f	{,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Operation:	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$						
Status Affected:	None						
Encoding:	0011	10da	ffff	ffff			
Description:	'f' are exch is placed in re lf 'a' is '0', t lf 'a' is '1', t GPR bank lf 'a' is '0' a set is enab in Indexed mode wher Section 25	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words:	1	1					
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data		Vrite to stination			
Example:	SWAPF F	REG, 1,	0				
Before Instruc REG After Instructio	= 53h						
REG = 35h							

MOVSS Move Indexed to Indexed								
Syntax:	MOVSS	[z <sub>s</sub> ], [z <sub>d</sub> ]						
Operands:		$0 \le z_s \le 127$ $0 \le z_d \le 127$						
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z <sub>d</sub>	)				
Status Affected:	None							
Encoding:								
1st word (source)	1110	1011	1 z z z	ZZZZ <sub>S</sub>				
2nd word (dest.)	1111	XXXX	XZZZ	zzzzd				
Description	The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the							
Words:	instruction will execute as a NOP.							
Cycles:	2							
Q Cycle Activity:								
Q1	Q2	Q3	5	Q4				

QI	QZ	QS	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Decode Determine		Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction			
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

#### PUSHL Store Literal at FSR2, Decrement FSR2 Syntax: PUSHL k Operands: $0 \leq k \leq 255$ Operation: $k \rightarrow (FSR2),$ $FSR2 - 1 \rightarrow FSR2$ Status Affected: None Encoding: 1010 1111 kkkk kkkk The 8-bit literal 'k' is written to the data Description: memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read 'k' Process Write to data destination Example: PUSHL 08h Before Instruction FSR2H:FSR2L 01ECh =

Memory (01ECh)	=	00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

### 26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

<b>Dperating Conditions:</b> $3.0V < VDD < 5.5V$ , $-40^{\circ}C < TA < +85^{\circ}C$ (unless otherwise stated).								
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments	
D300	VIOFF	Input Offset Voltage	_	±5.0	±10	mV		
D301	VICM	Input Common Mode Voltage*	0	_	Vdd - 1.5	V		
D302	CMRR	Common Mode Rejection Ratio*	55	_	—	dB		
300	TRESP	Response Time <sup>(1)*</sup>	_	150	400	ns	PIC18FXXXX	
300A				150	600	ns	PIC18LFXXXX, VDD = 2.0V	
301	Тмс2о∨	Comparator Mode Change to Output Valid*	_		10	μS		

### TABLE 27-2: COMPARATOR SPECIFICATIONS

\* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2 while the other input transitions from Vss to VDD.

### TABLE 27-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	<b>Dperating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).							
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments	
D310	VRES	Resolution	VDD/24		VDD/32	LSb		
D311	VRAA	Absolute Accuracy	—		1/4	LSb	Low Range (CVRR = 1)	
			—	—	1/2	LSb	High Range (CVRR = 0)	
D312	VRur	Unit Resistor Value (R)*	_	2k	_	Ω		
310	TSET	Settling Time <sup>(1)*</sup>	—		10	μS		

\* These parameters are characterized but not tested.

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.