

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	20
Program Memory Size	24KB (8K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3010t-20e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015

Bit Field	Register	Description
FCKSM<1:0>	FOSC	Clock Switching Mode  1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
		01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
		00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FOS<2:0>	FOSC	Oscillator Source Selection on POR
		111 = Primary Oscillator 110 = Reserved
		110 - Reserved
		100 = Reserved
		011 = Reserved
		010 = Internal Low-Power RC Oscillator
		001 = Internal Fast RC Oscillator (no PLL)
		000 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)
FPR<4:0>	FOSC	Primary Oscillator Mode (when FOS<2:0> = 111b)
		11xxx = Reserved (do not use) 10111 = HS/3 w/PLL 16X – HS/3 crystal oscillator with 16X PLL
		(10 MHz-25 MHz crystal)
		10110 = HS/3 w/PLL 8X – HS/3 crystal oscillator with 8X PLL
		(10 MHz-25 MHz crystal)
		10101 = HS/3 w/PLL 4X – HS/3 crystal oscillator with 4X PLL
		(10 MHz-25 MHz crystal)
		10100 = Reserved (do not use) 10011 = HS/2 w/PLL 16X – HS/2 crystal oscillator with 16X PLL
		(10 MHz-25 MHz crystal)
		10010 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL
		(10 MHz-25 MHz crystal
		10001 = HS/2 w/PLL 4X – HS/2 crystal oscillator with 4X PLL
		(10 MHz-25 MHz crystal)
		10000 = Reserved (do not use)
		01111 = ECIO w/PLL 16x – External clock with 16x PLL. OSC2 pin is I/O 01110 = ECIO w/PLL 8x – External clock with 8x PLL. OSC2 pin is I/O
		01110 = ECIO w/PLL 4x - External clock with 4x PLL. OSC2 pin is I/O
		01100 = Reserved (do not use)
		01011 = Reserved (do not use)
		01010 = FRC w/PLL 8x – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O
		01001 = Reserved (do not use)
		01000 = Reserved (do not use)
		00111 = XT w/PLL 16X – XT crystal oscillator with 16X PLL 00110 = XT w/PLL 8X – XT crystal oscillator with 8X PLL
		00110 - XT W/PLL 4X - XT crystal oscillator with 4X PLL
		00100 = Reserved (do not use)
		00011 = FRC w/PLL 16x – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O
		00010 = Reserved (do not use)
		00001 = FRC w/PLL 4x – Internal fast RC oscillator with 4x PLL. OSC2 pin is I/O
		00000 = Reserved (do not use)

TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015 (CONTINUED)

Bit Field	Register	Description
FPR<4:0>	FOSC	Alternate Oscillator Mode (when FOS<2:0> = 011b)
		1xxxx = Reserved (do not use)
		0111x = Reserved (do not use)
		01101 = Reserved (do not use)
		01100 = ECIO – External clock. OSC2 pin is I/O
		01011 = EC – External clock. OSC2 pin is system clock output (Fosc/4)
		01010 = Reserved (do not use)
		01001 = ERC – External RC oscillator. OSC2 pin is system clock output (Fosc/4)
		01000 = ERCIO – External RC oscillator. OSC2 pin is I/O
		00111 = Reserved (do not use)
		00110 = Reserved (do not use)
		00101 = Reserved (do not use)
		00100 = XT – XT crystal oscillator (4 MHz-10 MHz crystal)
		00010 = HS – HS crystal oscillator (10 MHz-25 MHz crystal)
		00001 = Reserved (do not use)
		00000 = XTL – XTL crystal oscillator (200 kHz-4 MHz crystal)

**TABLE 5-8:** dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F2010, dsPIC30F4011/4012 AND dsPIC30F6010/ 6011/6012/6013/ 6014)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSN	1<1:0>	_	_	-	_	FOS	S<1:0>	_	_	_	_		FPR<	3:0>	
0xF80002	FWDT	FWDTEN	_	_	_	_	_	-	_	_	_	FWPS	A<1:0>		FWPSB	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	BOREN	_	BORV	<1:0>	_	-	FPWR	T<1:0>
0xF80006	FBS	_	_	Reser	ved <sup>(2)</sup>	_	_	-	Reserved <sup>(2)</sup>	_	_	-	_		Reserv	red <sup>(2)</sup>	
0xF80008	FSS	_	_	Reser	ved <sup>(2)</sup>	_	_	Rese	rved <sup>(2)</sup>	_	_	-	_		Reserv	red <sup>(2)</sup>	
0xF8000A	FGS	_		1	_		_	ı	_	_	_		_	_	Reserved <sup>(2)</sup>	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	_	_	ICS<	:1:0>

1: On the 6011, 6012, 6013 and 6014, these bits are reserved (read as '1' and must be programmed as '1').
2: Reserved bits read as '1' and must be programmed as '1'.

#### **TABLE 5-9:** dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F5011/5013)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	_	_	_	_	FOS	<1:0>	_	_	_	_		FPR<	3:0>	
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	F	Reserved <sup>(1)</sup>		BOREN	_	BORV	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	_	_	RBS-	<1:0>	_	_	_	EBS	_	_	_	_		BSS<2:0>		BWRP
0xF80008	FSS	_	_	RSS-	<1:0>	-	_	ESS	<1:0>	_	_	_	_		SSS<2:0>		SWRP
0xF8000A	FGS	_	_	_	_	_	_	_	_	_	_	_	_	_	GSS<	1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	_	_	ICS<	:1:0>

Note 1: Reserved bits read as '1' and must be programmed as '1'.

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	l<1:0>	_	_			FOS<2:0>		_	_	_		FPR<4:0>			
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	-	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	BOREN	_	BORV	/<1:0>	_	-	FPWR	T<1:0>
0xF80006	FBS	_	_	Reser	ved <sup>(2)</sup>	_	_	_	Reserved <sup>(2)</sup>	-	_	_	_		Resen	ved <sup>(2)</sup>	
0xF80008	FSS	_	_	Reser	ved <sup>(2)</sup>	_	_	Rese	rved <sup>(2)</sup>	-	_	_	_		Resen	ved <sup>(2)</sup>	
0xF8000A	FGS	_	_	_	ı	ı	_	ı	-	-	-	ı	-	_	Reserved <sup>(3)</sup>	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	_					-		_		_	_	_	ICS<	:1:0>

1: On the 2011, 2012, 3012, 3013, 3014 and 4013, these bits are reserved (read as '1' and must be programmed as '1').
2: Reserved bits read as '1' and must be programmed as '1'.

3: The FGS<2> bit is a read-only copy of the GCP bit (FGS<1>).

#### TABLE 5-11: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015)

•						,										-,	
Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	_	_	_		FOS<2:0>		_	_	_			FPR<4:0>		<u> </u>
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	BOREN	_	BORV	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	_	_	RBS-	<1:0>	_	_	_	EBS	_	_	_	_		BSS<2:0>		BWRP
0xF80008	FSS	_	_	RSS-	<1:0>	_	_	ESS	S<1:0>	_	_	_	_		SSS<2:0>		SWRP
0xF8000A	FGS	_	_	_	_	_	_	_	_	_	_	_	_	_	GSS<	1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	-	_	ICS<	<1:0>

Note 1: On the 6011A, 6012A, 6013A and 6014A, these bits are reserved (read as '1' and must be programmed as '1').

### 6.6 Configuration Information in the Hexadecimal File

To allow portability of code, the programmer must read the Configuration register locations from the hexadecimal file. If configuration information is not present in the hexadecimal file, a simple warning message should be issued by the programmer. Similarly, while saving a hexadecimal file, all configuration information must be included. An option to not include the configuration information can be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

#### 6.7 Unit ID

The dsPIC30F devices contain 32 instructions of Unit ID. These are located at addresses 0x8005C0 through 0x8005FF. The Unit ID can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other such application-specific information.

A Bulk Erase does not erase the Unit ID locations. Instead, erase all executive memory using steps 1-4 as shown in Table 12-1, and program the Unit ID along with the programming executive. Alternately, use a Row Erase to erase the row containing the Unit ID locations.

#### 6.8 Checksum Computation

Checksums for the dsPIC30F are 16 bits in size. The checksum is to total sum of the following:

- · Contents of code memory locations
- · Contents of Configuration registers

Table A-1 describes how to calculate the checksum for each device. All memory locations are summed one byte at a time, using only their native data size. More specifically, Configuration and device ID registers are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

Note: The checksum calculation differs depending on the code-protect setting.

Table A-1 describes how to compute the checksum for an unprotected device and a read-protected device. Regardless of the code-protect setting, the Configuration registers can always be read.

## 7.0 PROGRAMMER – PROGRAMMING EXECUTIVE COMMUNICATION

#### 7.1 Communication Overview


The programmer and programming executive have a master-slave relationship, where the programmer is the master programming device and the programming executive is the slave.

All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the programming executive. In turn, the programming executive only sends one response to the programmer after receiving and processing a command. The programming executive command set is described in **Section 8.0 "Programming Executive Commands"**. The response set is described in **Section 9.0 "Programming Executive Responses"**.

### 7.2 Communication Interface and Protocol

The Enhanced ICSP interface is a 2-wire SPI interface implemented using the PGC and PGD pins. The PGC pin is used as a clock input pin, and the clock source must be provided by the programmer. The PGD pin is used for sending command data to, and receiving response data from, the programming executive. All serial data is transmitted on the falling edge of PGC and latched on the rising edge of PGC. All data transmissions are sent Most Significant bit (MSb) first, using 16-bit mode (see Figure 7-1).

FIGURE 7-1: PROGRAMMING EXECUTIVE SERIAL TIMING



Since a 2-wire SPI interface is used, and data transmissions are bidirectional, a simple protocol is used to control the direction of PGD. When the programmer completes a command transmission, it releases the PGD line and allows the programming executive to drive this line high. The programming executive keeps the PGD line high to indicate that it is processing the command.

After the programming executive has processed the command, it brings PGD low for 15  $\mu$ sec to indicate to the programmer that the response is available to be

TABLE 8-1: PROGRAMMING EXECUTIVE COMMAND SET

Opcode	Mnemonic	Length (16-bit words)	Time Out	Description
0x0	SCHECK	1	1 ms	Sanity check.
0x1	READD	4	1 ms/row	Read N 16-bit words of data EEPROM, Configuration registers or device ID starting from specified address.
0x2	READP	4	1 ms/row	Read N 24-bit instruction words of code memory starting from specified address.
0x3	Reserved	N/A	N/A	This command is reserved. It will return a NACK.
0x4	PROGD <sup>(2)</sup>	19	5 ms	Program one row of data EEPROM at the specified address, then verify.
0x5	PROGP <sup>(1)</sup>	51	5 ms	Program one row of code memory at the specified address, then verify.
0x6	PROGC	4	5 ms	Write byte or 16-bit word to specified Configuration register.
0x7	ERASEB	2	5 ms	Bulk Erase (entire code memory or data EEPROM), or erase by segment.
0x8	ERASED <sup>(2)</sup>	3	5 ms/row	Erase rows of data EEPROM from specified address.
0x9	ERASEP(1)	3	5 ms/row	Erase rows of code memory from specified address.
0xA	QBLANK	3	300 ms	Query if the code memory and data EEPROM are blank.
0xB	QVER	1	1 ms	Query the programming executive software version.

**Note 1:** One row of code memory consists of (32) 24-bit words. Refer to Table 5-2 for device-specific information.

<sup>2:</sup> One row of data EEPROM consists of (16) 16-bit words. Refer to Table 5-3 for device-specific information.

#### 8.5.3 READP COMMAND

15	12	11	8	7		0
Opc	ode			Le	ngth	
			N			
	Rese	rved			Addr_MSB	
			Addr_	LS		

Field	Description
Opcode	0x2
Length	0x4
N	Number of 24-bit instructions to read (max of 32768)
Reserved	0x0
Addr_MSB	MSB of 24-bit source address
Addr_LS	LS 16 bits of 24-bit source address

The READP command instructs the programming executive to read N 24-bit words of code memory starting from the 24-bit address specified by Addr MSB and Addr LS. This command can only be used to read 24-bit data. All data returned in response to this command uses the packed data format described in Section 8.3 "Packed Data Format".

#### Expected Response (2 + 3 \* N/2 words for N even): 0x1200

2 + 3 \* N/2

Least significant program memory word 1

Least significant data word N

#### Expected Response (4 + 3 \* (N - 1)/2 words for N odd):

0x1200

4 + 3 \* (N - 1)/2

Least significant program memory word 1

MSB of program memory word N (zero padded)

Note:	Readin	ıg u	nimplemented	memory	will
	cause	the	programming	executive	to
	reset.				

#### 8.5.4 PROGD COMMAND

15	12	11	8	7		0			
Opc	ode		Length						
	Rese	rved			Addr_MSB				
			Addr_	LS					
			D_^	1					
			D_2	2					
D_16									

Field	Description		
Opcode	0x4		
Length	0x13		
Reserved	0x0		
Addr_MSB	MSB of 24-bit destination address		
Addr_LS	LS 16 bits of 24-bit destination address		
D_1	16-bit data word 1		
D_2	16-bit data word 2		
•••	16-bit data words 3 through 15		
D_16	16-bit data word 16		

The PROGD command instructs the programming executive to program one row of data EEPROM. The data to be programmed is specified by the 16 data words (D\_1, D\_2,..., D\_16) and is programmed to the destination address specified by Addr MSB and Addr LSB. The destination address should be a multiple of 0x20.

Once the row of data EEPROM has been programmed, the programming executive verifies the programmed data against the data in the command.

#### **Expected Response (2 words):**

0x1400 0x0002

> Note: Refer to Table 5-3 for data EEPROM size information.

#### 11.0 ICSP™ MODE

#### 11.1 ICSP Mode

ICSP mode is a special programming protocol that allows you to read and write to the dsPIC30F programming executive. The ICSP mode is the second (and slower) method used to program the device. This mode also has the ability to read the contents of executive memory to determine whether the programming executive is present. This capability is accomplished by applying control codes and instructions serially to the device using pins PGC and PGD.

In ICSP mode, the system clock is taken from the PGC pin, regardless of the device's oscillator Configuration bits. All instructions are first shifted serially into an internal buffer, then loaded into the Instruction register and executed. No program fetching occurs from internal memory. Instructions are fed in 24 bits at a time. PGD is used to shift data in and PGC is used as both the serial shift clock and the CPU execution clock.

Data is transmitted on the rising edge and latched on the falling edge of PGC. For all data transmissions, the Least Significant bit (LSb) is transmitted first.

- Note 1: During ICSP operation, the operating frequency of PGC must not exceed 5 MHz.
  - 2: Because ICSP is slower, it is recommended that only Enhanced ICSP (E-ICSP) mode be used for device programming, as described in Section 5.1 "Overview of the Programming Process".

#### 11.2 ICSP Operation

Upon entry into ICSP mode, the CPU is idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGC and PGD, and this control code is used to command the CPU (see Table 11-1).

The SIX control code is used to send instructions to the CPU for execution, while the REGOUT control code is used to read data out of the device via the VISI register. The operation details of ICSP mode are provided in Section 11.2.1 "SIX Serial Instruction Execution" and Section 11.2.2 "REGOUT Serial Instruction Execution".

TABLE 11-1: CPU CONTROL CODES IN ICSP™ MODE

4-bit Control Code	Mnemonic	Description
0000b	SIX	Shift in 24-bit instruction and execute.
0001b	REGOUT	Shift out the VISI register.
0010b-1111b	N/A	Reserved.

### 11.2.1 SIX SERIAL INSTRUCTION EXECUTION

The SIX control code allows execution of dsPIC30F assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see Figure 11-2).


- Note 1: Coming out of the ICSP entry sequence, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGC clocks are needed on start-up, thereby resulting in a 9-bit SIX command instead of the normal 4-bit SIX command. After the forced SIX is clocked in, ICSP operation resumes as normal (the next 24 clock cycles load the first instruction word to the CPU). See Figure 11-1 for details.
  - 2: TBLRDH, TBLRDL, TBLWTH and TBLWTL instructions must be followed by a NOP instruction.

### 11.3 Entering ICSP Mode

The ICSP <u>mode</u> is entered by holding PGC and PGD low, raising MCLR/VPP to VIHH (high voltage), and then performing additional steps as illustrated in Figure 11-4.

- **Note 1:** The sequence that places the device into ICSP mode places all unused I/O pins to the high-impedance state.
  - **2:** Once ICSP mode is entered, the PC is set to 0x0 (the Reset vector).
  - **3:** Before leaving the Reset vector, execute two GOTO instructions, followed by a single NOP instruction must be executed.

#### FIGURE 11-4: ENTERING ICSP™ MODE



### 11.6 Erasing Program Memory in Low-Voltage Systems

The procedure for erasing program memory (all code memory and data memory) in low-voltage systems (with VDD between 2.5 volts and 4.5 volts) is quite different than the procedure for erasing program memory in normal-voltage systems. Instead of using a Bulk Erase operation, each region of memory must be individually erased by row. Namely, all of the code memory, executive memory and data memory must be erased one row at a time. This procedure is detailed in Table 11-5.

Due to security restrictions, the FBS, FSS and FGS register cannot be erased in low-voltage systems. Once any bits in the FGS register are programmed to '0', they can only be set back to '1' by performing a Bulk Erase in a normal-voltage system. Alternatively, a Segment Erase operation can be performed instead of a Bulk Erase.

Normal-voltage systems can also be used to erase program memory as shown in Table 11-5. However, since this method is more time-consuming and does not clear the code-protect bits, it is not recommended.

**Note:** Program memory must be erased before writing any data to program memory.

TABLE 11-5: SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY (EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS)

Command Data						
(Binary)	(Hexadecimal)	Description				
Step 1: Exit th	ne Reset vector.					
0000	040100	GOTO 0x100				
0000	040100	GOTO 0x100				
0000	000000	NOP				
Step 2: Initiali	ze NVMADR and N	/MADRU to erase code memory and initialize W7 for row address updates.				
0000	EB0300	CLR W6				
0000	883B16	MOV W6, NVMADR				
0000	883B26	MOV W6, NVMADRU				
0000	200407	MOV #0x40, W7				
Step 3: Set N	VMCON to erase 1 r	row of code memory.				
0000	24071A	MOV #0x4071, W10				
0000	883B0A	MOV W10, NVMCON				
Step 4: Unloc	k the NVMCON to e	rase 1 row of code memory.				
0000	200558	MOV #0x55, W8				
0000	883B38	MOV W8, NVMKEY				
0000	200AA9	MOV #0xAA, W9				
0000	883B39	MOV W9, NVMKEY				
Step 5: Initiate	e the erase cycle.					
0000	A8E761	BSET NVMCON, #WR				
0000	000000	NOP				
0000	000000	NOP				
_	_	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and				
		Timing Requirements")				
0000	000000	NOP				
0000	000000	NOP				
0000	A9E761	BCLR NVMCON, #WR				
0000	000000	NOP				
0000	000000	NOP				

TABLE 11-5: SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY (EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 18: Unio	ock the NVMCON to	erase 1 row of data memory.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 19: Initia	ate the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	_	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 20: Upd	ate the row address	stored in NVMADR.
0000	430307	ADD W6, W7, W6
0000	883B16	MOV W6, NVMADR
Step 21: Res	et device internal PC	
0000	040100	GOTO 0x100
0000	000000	NOP
Step 22: Rep	eat Steps 17-21 until	all rows of data memory are erased.

### 11.9 Writing Data EEPROM

The procedure for writing data EEPROM is very similar to the procedure for writing code memory, except that fewer words are programmed in each operation. When writing data EEPROM, one row of data EEPROM is programmed at a time. Each row consists of sixteen 16-bit data words. Since fewer words are programmed

during each operation, only working registers W0:W3 are used as temporary holding registers for the data to be programmed.

Table 11-9 shows the ICSP programming details for writing data EEPROM. Note that a different NVMCON value is required to write to data EEPROM, and that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data EEPROM).

TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM

Command (Binary)	Data (Hexadecimal)	Description
Step 1: Exit th	ne Reset vector.	
0000	040100	GOTO 0x100
0000	040100	GOTO 0x100
0000	000000	NOP
Step 2: Set th	e NVMCON to write	16 data words.
0000	24005A	MOV #0x4005, W10
0000	883B0A	MOV W10, NVMCON
Step 3: Initiali	ze the write pointer	(W7) for TBLWT instruction.
0000	2007F0	MOV #0x7F, W0
0000	880190	MOV WO, TBLPAG
0000	2xxxx7	MOV # <destinationaddress15:0>, W7</destinationaddress15:0>
Step 4: Load	W0:W3 with the nex	t 4 data words to program.
0000	2xxxx0	MOV # <wordo>, WO</wordo>
0000	2xxxx1	MOV # <word1>, W1</word1>
0000	2xxxx2	MOV # <word2>, W2</word2>
0000	2xxxx3	MOV # <word3>, W3</word3>
Step 5: Set th	e read pointer (W6)	and load the (next set of) write latches.
0000	EB0300	CLR W6
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
Step 6: Renea	at steps 4-5 four time	es to load the write latches for 16 data words.
-1- <b>P -</b> 1 1 10pot	zi ciepo i o iodi tiili	to to total the mile laterior for to data from.

### TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 7: Unloc	k the NVMCON for	writing.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 8: Initiate	e the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	_	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 9: Reset	t device internal PC.	
0000	040100	GOTO 0x100
0000	000000	NOP
Step 10: Rep	eat steps 2-9 until al	I data memory is programmed.

### 11.10 Reading Code Memory

Reading from code memory is performed by executing a series of  ${\tt TBLRD}$  instructions and clocking out the data using the REGOUT command. To ensure efficient execution and facilitate verification on the programmer, four instruction words are read from the device at a time.

Table 11-10 shows the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the 24-bit starting source address for reading is loaded into the TBLPAG and W6 registers. The upper byte of the starting source address is stored to TBLPAG, while the lower 16 bits of the source address are stored to W6.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 11-5). In Step 3, the write pointer W7 is initialized, and four instruction words are read from code memory and stored to working registers W0:W5. In Step 4, the four instruction words are clocked out of the device from the VISI register using the REGOUT command. In Step 5, the internal PC is reset to 0x100, as a precautionary measure, to prevent the PC from incrementing into unimplemented memory when large devices are being read. Lastly, in Step 6, Steps 3-5 are repeated until the desired amount of code memory is read.

TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY

Command (Binary)	Data (Hexadecimal)		Description
Step 1: Exit th	ne Reset vector.		
0000	040100	GOTO 0x100	
0000	040100	GOTO 0x100	
0000	000000	NOP	
Step 2: Initiali	ize TBLPAG and t	he read poin	ter (W6) for TBLRD instruction.
0000	200xx0	MOV	# <sourceaddress23:16>, W0</sourceaddress23:16>
0000	880190	MOV	WO, TBLPAG
0000	2xxxx6	MOV	# <sourceaddress15:0>, W6</sourceaddress15:0>
Step 3: Initiali	ize the write point	er (W7) and	store the next four locations of code memory to W0:W5.
0000	EB0380	CLR	W7
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA0BB6	TBLRDL	[W6++], [W7]
0000	000000	NOP	
0000	000000	NOP	

TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description				
Step 4: Outpu	Step 4: Output W0:W5 using the VISI register and REGOUT command.					
0000	883C20	MOV WO, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C21	MOV W1, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C22	MOV W2, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C23	MOV W3, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C24	MOV W4, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C25	MOV W5, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
Step 5: Reset	the device intern	al PC.				
0000	040100	GOTO 0x100				
0000	000000	NOP				
Step 6: Repea	at steps 3-5 until a	all desired code memory is read.				

### 12.2 Programming Verification

After the programming executive has been programmed to executive memory using ICSP, it must be verified. Verification is performed by reading out the contents of executive memory and comparing it with the image of the programming executive stored in the programmer.

Reading the contents of executive memory can be performed using the same technique described in Section 11.10 "Reading Code Memory". A procedure for reading executive memory is shown in Table 12-2. Note that in Step 2, the TBLPAG register is set to 0x80 such that executive memory may be read.

**TABLE 12-2: READING EXECUTIVE MEMORY** 

Command (Binary)	Data (Hexadecimal)		Description
Step 1: Exit th	ne Reset vector.		
0000	040100	GOTO 0x100	
0000	040100	GOTO 0x100	
0000	000000	NOP	
Step 2: Initiali	ze TBLPAG and t	he read point	ter (W6) for TBLRD instruction.
0000	200800	MOV	#0x80, W0
0000	880190	MOV	WO, TBLPAG
0000	EB0300	CLR	W6
Step 3: Initiali	ze the write point	er (W7), and	store the next four locations of executive memory to W0:W5.
0000	EB0380	CLR	W7
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7]
0000	000000	NOP	
0000	000000	NOP	

### 13.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

### TABLE 13-1: AC/DC CHARACTERISTICS

AC/DC C	HARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25°C is recommended			
Param. No.	Sym	Characteristic	Min	Max	Units	Conditions
D110	Vінн	High Programming Voltage on MCLR/VPP	9.00	13.25	V	_
D112	IPP	Programming Current on MCLR/VPP	_	300	μΑ	_
D113	IDDP	Supply Current during programming	_	30	mA	Row Erase Program memory
			_	30	mA	Row Erase Data EEPROM
			_	30	mA	Bulk Erase
D001	VDD	Supply voltage	2.5	5.5	V	_
D002	VDDBULK	Supply voltage for Bulk Erase programming	4.5	5.5	V	_
D031	VIL	Input Low Voltage	Vss	0.2 Vss	V	_
D041	VIH	Input High Voltage	0.8 VDD	VDD	V	_
D080	Vol	Output Low Voltage	_	0.6	V	IOL = 8.5 mA
D090	Vон	Output High Voltage	VDD - 0.7		V	Iон = -3.0 mA
D012	Сю	Capacitive Loading on I/O Pin (PGD)	_	50	pF	To meet AC specifications
P1	TSCLK	Serial Clock (PGC) period	50	_	ns	ICSP™ mode
			1	_	μs	Enhanced ICSP mode
P1a	TSCLKL	Serial Clock (PGC) low time	20	_	ns	ICSP mode
			400	1	ns	Enhanced ICSP mode
P1b	TSCLKH	Serial Clock (PGC) high time	20	_	ns	ICSP mode
			400	_	ns	Enhanced ICSP mode
P2	TSET1	Input Data Setup Timer to PGC ↓	15		ns	_
P3	THLD1	Input Data Hold Time from PGC $\downarrow$	15		ns	_
P4	TDLY1	Delay between 4-bit command and command operand	20		ns	_
P4a	TDLY1a	Delay between 4-bit command operand and next 4-bit command	20	_	ns	_
P5	TDLY2	Delay between last PGC ↓of command to first PGC ↑ of VISI output	20	_	ns	_
P6	TSET2	VDD ↑ setup time to MCLR/VPP	100		ns	_
P7	THLD2	Input data hold time from MCLR/VPP ↑	2	_	μs	ICSP mode
			5	_	ms	Enhanced ICSP mode
P8	TDLY3	Delay between last PGC ↓of command word to PGD driven ↑ by programming executive	20	_	μs	_
P9a	TDLY4	Programming Executive Command processing time	10	_	μs	_

### TABLE 13-1: AC/DC CHARACTERISTICS (CONTINUED)

AC/DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended			
Param. No.	Sym   Characteristic			Max	Units	Conditions
P9b	TDLY5	Delay between PGD ↓by programming executive to PGD released by programming executive	15	_	μs	_
P10	TDLY6	Delay between PGD released by programming executive to first PGC ↑ of response	5	_	μs	_
P11	TDLY7	Delay between clocking out response words	10	_	μs	_
P12a	TPROG	Row Programming cycle time	1	4	ms	ICSP mode
P12b	TPROG	Row Programming cycle time	0.8	2.6	ms	Enhanced ICSP mode
P13a	TERA	Bulk/Row Erase cycle time	1	4	ms	ICSP mode
P13b	TERA	Bulk/Row Erase cycle time	0.8	2.6	ms	Enhanced ICSP mode

#### APPENDIX C: REVISION HISTORY

Note: Revision histories were not recorded for revisions A through H. The previous revision (J), was published in August 2007.

#### **Revision K (November 2010)**

This version of the document includes the following updates:

- Added Note three to Section 5.2 "Entering Enhanced ICSP Mode"
- Updated the first paragraph of Section 10.0 "Device ID"
- Updated Table 10-1: Device IDs
- Removed the VARIANT bit and updated the bit definition for the DEVID register in Table 10-2: dsPIC30F Device ID Registers
- Removed the VARIANT bit and updated the bit field definition and description for the DEVID register in Table 10-3: Device ID Bits Description
- Updated Note 3 in Section 11.3 "Entering ICSP Mode"
- Updated Step 11 in Table 11-4: Serial Instruction Execution for BUlk Erasing Program Memory (Only in Normal-voltage Systems)
- Updated Steps 5, 12 and 19 in Table 11-5: Serial Instruction Execution for Erasing Program Memory (Either in Low-voltage or Normal-voltage Systems)
- Updated Steps 5, 6 and 8 in Table 11-7: Serial Instruction Execution for Writing Configuration Registers
- Updated Steps 6 and 8 in Table 11-8: Serial Instruction Execution for Writing Code Memory
- Updated Steps 6 and 8 in Table 11-9: Serial Instruction Execution for Writing Data EEPROM
- Updated Entering ICSP™ Mode (see Figure 11-4)
- Updated Steps 4 and 11 in Table 12-1: Programming the Programming Executive
- Renamed parameters: P12 to P12a and P13 to P13a, and added parameters P12b and P13b in Table 13-1: AC/DC Characteristics

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-636-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002