

#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Betano			
Product Status	Obsolete		
Core Processor	dsPIC		
Core Size	16-Bit		
Speed	20 MIPS		
Connectivity	I <sup>2</sup> C, SPI, UART/USART		
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT		
Number of I/O	20		
Program Memory Size	24KB (8K x 24)		
Program Memory Type	FLASH		
EEPROM Size	1K x 8		
RAM Size	1K x 8		
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V A/D 6x10b		
Data Converters			
Oscillator Type	Internal		
Operating Temperature	-40°C ~ 85°C (TA)		
Mounting Type	Surface Mount 28-SOIC (0.295", 7.50mm Width)		
Package / Case			
Supplier Device Package	28-SOIC		
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3010t-20i-so		

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 PROGRAMMING EXECUTIVE APPLICATION

## 3.1 Programming Executive Overview

The programming executive resides in executive memory and is executed when Enhanced ICSP Programming mode is entered. The programming executive provides the mechanism for the programmer (host device) to program and verify the dsPIC30F, using a simple command set and communication protocol.

The following capabilities are provided by the programming executive:

- Read memory
  - Code memory and data EEPROM
  - Configuration registers
  - Device ID
- Erase memory
  - Bulk Erase by segment
  - Code memory (by row)
  - Data EEPROM (by row)
- · Program memory
  - Code memory
  - Data EEPROM
  - Configuration registers
- Query
  - Blank Device
  - Programming executive software version

The programming executive performs the low-level tasks required for erasing and programming. This allows the programmer to program the device by issuing the appropriate commands and data.

The programming procedure is outlined in **Section 5.0** "Device Programming".

### 3.2 Programming Executive Code Memory

The programming executive is stored in executive code memory and executes from this reserved region of memory. It requires no resources from user code memory or data EEPROM.

## 3.3 Programming Executive Data RAM

The programming executive uses the device's data RAM for variable storage and program execution. Once the programming executive has run, no assumptions should be made about the contents of data RAM.

# 4.0 CONFIRMING THE CONTENTS OF EXECUTIVE MEMORY


Before programming can begin, the programmer must confirm that the programming executive is stored in executive memory. The procedure for this task is illustrated in Figure 4-1.

First, ICSP mode is entered. The unique application ID word stored in executive memory is then read. If the programming executive is resident, the application ID word is 0xBB, which means programming can resume as normal. However, if the application ID word is not 0xBB, the programming executive must be programmed to Executive Code memory using the method described in Section 12.0 "Programming the Programming Executive to Memory".

Section 11.0 "ICSP™ Mode" describes the process for the ICSP programming method. Section 11.13 "Reading the Application ID Word" describes the procedure for reading the application ID word in ICSP mode.



### CONFIRMING PRESENCE OF THE PROGRAMMING EXECUTIVE



### 5.6.3 PROGRAMMING VERIFICATION

Once the data EEPROM is programmed, the contents of memory can be verified to ensure that the programming was successful. Verification requires the data EEPROM to be read back and compared against the copy held in the programmer's buffer. The READD command reads back the programmed data EEPROM.

Alternatively, the programmer can perform the verification once the entire device is programmed using a checksum computation, as described in **Section 6.8 "Checksum Computation"**.

Note: TBLRDL instructions executed within a REPEAT loop must not be used to read from Data EEPROM. Instead, it is recommended to use PSV access.

### 5.7 Configuration Bits Programming

### 5.7.1 OVERVIEW

The dsPIC30F has Configuration bits stored in seven 16-bit registers. These bits can be set or cleared to select various device configurations. There are two types of Configuration bits: system-operation bits and code-protect bits. The system-operation bits determine the power-on settings for system-level components such as the oscillator and Watchdog Timer. The codeprotect bits prevent program memory from being read and written. The FOSC Configuration register has three different register descriptions, based on the device. The FOSC Configuration register description for the dsPIC30F2010 and dsPIC30F6010/6011/6012/6013/ 6014 devices are shown in Table 5-4.

Note: If user software performs an erase operation on the configuration fuse, it must be followed by a write operation to this fuse with the desired value, even if the desired value is the same as the state of the erased fuse.

The FOSC Configuration register description for the dsPIC30F4011/4012 and dsPIC30F5011/5013 devices is shown in Table 5-5.

The FOSC Configuration register description for all remaining devices (dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013, dsPIC30F3014/ 4013, dsPIC30F5015 and dsPIC30F6011A/6012A/ 6013A/ 6014A) is shown in Table 5-6. Always use the correct register descriptions for your target processor.

The FWDT, FBORPOR, FBS, FSS, FGS and FICD Configuration registers are not device-dependent. The register descriptions for these Configuration registers are shown in Table 5-7.

The Device Configuration register maps are shown in Table 5-8 through Table 5-11.

TABLE 5-4:	FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2010 AND
	dsPIC30F6010/6011/6012/6013/6014

Bit Field	Register	Description	
FCKSM<1:0>	FOSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled	
FOS<1:0>	FOSC	Oscillator Source Selection on POR 11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)	
FPR<3:0>	FOSC	<ul> <li>Primary Oscillator Mode</li> <li>1111 = ECIO w/PLL 16X – External Clock mode with 16X PLL. OSC2 pin is I/O</li> <li>110 = ECIO w/PLL 8X – External Clock mode with 8X PLL. OSC2 pin is I/O</li> <li>101 = ECIO w/PLL 4X – External Clock mode with 4X PLL. OSC2 pin is I/O</li> <li>100 = ECIO – External Clock mode. OSC2 pin is I/O</li> <li>101 = EC – External Clock mode. OSC2 pin is system clock output (Fosc/4)</li> <li>101 = ERC – External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4)</li> <li>1000 = ERCIO – External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4)</li> <li>1000 = ERCIO – External RC Oscillator mode. OSC2 pin is I/O</li> <li>0111 = XT w/PLL 16X – XT Crystal Oscillator mode with 16X PLL</li> <li>0101 = XT w/PLL 4X – XT Crystal Oscillator mode with 8X PLL</li> <li>0101 = XT w/PLL 4X – XT Crystal Oscillator mode with 4X PLL</li> <li>010 = XT – XT Crystal Oscillator mode (4 MHz-10 MHz crystal)</li> <li>001x = HS – HS Crystal Oscillator mode (200 kHz-4 MHz crystal)</li> </ul>	

### TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015

	Description		
OSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled		
OSC	Oscillator Source Selection on POR 111 = Primary Oscillator 110 = Reserved 101 = Reserved 100 = Reserved 011 = Reserved 010 = Internal Low-Power RC Oscillator 001 = Internal Fast RC Oscillator (no PLL) 000 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)		
DSC	Primary Oscillator Mode (when FOS<2:0> = 111b) 11xxx = Reserved (do not use) 10111 = HS/3 w/PLL 16X – HS/3 crystal oscillator with 16X PLL (10 MHz-25 MHz crystal) 10101 = HS/3 w/PLL 8X – HS/3 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10101 = HS/3 w/PLL 4X – HS/3 crystal oscillator with 4X PLL (10 MHz-25 MHz crystal) 10100 = Reserved (do not use) 10011 = HS/2 w/PLL 16X – HS/2 crystal oscillator with 16X PLL (10 MHz-25 MHz crystal) 10010 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10001 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10001 = HS/2 w/PLL 4X – HS/2 crystal oscillator with 4X PLL (10 MHz-25 MHz crystal) 10000 = Reserved (do not use) 01111 = ECIO w/PLL 16x – External clock with 16x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 16x – External clock with 8x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 4x – External clock with 4x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 4x – External clock with 4x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 8x – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 01010 = Reserved (do not use) 01011 = Reserved (do not use) 01011 = XT w/PLL 16X – XT crystal oscillator with 16X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = TRC w/PLL 4X – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 0111 = FRC w/PLL 4X – XT crystal oscillator with 8X PLL 0100 = Reserved (do not use) 00011 = FRC w/PLL 4X – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 00010 = Reserved (do not use) 00011 = FRC w/PLL 4X – Internal fast RC oscillator with 4x PLL. OSC2 pin is I/O 00010 = Reserved (do not use)		

### TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015 (CONTINUED)

Bit Field	Register	Description	
FPR<4:0>	FOSC	Alternate Oscillator Mode (when FOS<2:0> = 011b)	
		1xxxx = Reserved (do not use)	
		0111x = Reserved (do not use)	
		01101 = Reserved (do not use)	
		01100 = ECIO – External clock. OSC2 pin is I/O	
		01011 = EC – External clock. OSC2 pin is system clock output (Fosc/4)	
		01010 = Reserved (do not use)	
		01001 = ERC – External RC oscillator. OSC2 pin is system clock output (Fosc/4)	
		01000 = ERCIO – External RC oscillator. OSC2 pin is I/O	
		00111 = Reserved (do not use)	
		00110 = Reserved (do not use)	
		00101 = Reserved (do not use)	
		00100 = XT – XT crystal oscillator (4 MHz-10 MHz crystal)	
		00010 = HS – HS crystal oscillator (10 MHz-25 MHz crystal)	
		00001 = Reserved (do not use)	
		00000 = XTL – XTL crystal oscillator (200 kHz-4 MHz crystal)	

### 6.0 OTHER PROGRAMMING **FEATURES**

#### 6.1 Erasing Memory

Memory is erased by using an ERASEB, ERASED or ERASEP command, as detailed in Section 8.5 "Command Descriptions". Code memory can be erased by row using ERASEP. Data EEPROM can be erased by row using ERASED. When memory is erased, the affected memory locations are set to '1's.

ERASEB provides several Bulk Erase options. Performing a Chip Erase with the ERASEB command clears all code memory, data EEPROM and code protection registers. Alternatively, ERASEB can be used to selectively erase either all code memory or data EEPROM. Erase options are summarized in Table 6-1.

Command	Affected Region	
ERASEB	Entire chip <sup>(1)</sup> or all code memory or all data EEPROM, or erase by segment	
ERASED	Specified rows of data EEPROM	
ERASEP(2)	Specified rows of code memory	

**TABLE 6-1: ERASE OPTIONS** 

The system operation Configuration Note 1: registers and device ID registers are not erasable.

> 2: ERASEP cannot be used to erase codeprotect Configuration bits. These bits must be erased using ERASEB.

#### 6.2 Modifying Memory

Instead of bulk-erasing the device before programming, it is possible that you may want to modify only a section of an already programmed device. In this situation, Chip Erase is not a realistic option.

Instead, you can erase selective rows of code memory and data EEPROM using ERASEP and ERASED, respectively. You can then reprogram the modified rows with the PROGP and PROGD command pairs. In these cases, when code memory is programmed, single-panel programming must be specified in the PROGP command.

For modification of Advanced Code Protection bits for a particular segment, the entire chip must first be erased with the ERASEB command. Alternatively, on devices that support Advanced Security, individual segments (code and/or data EEPROM) may be erased, by suitably changing the MS (Memory Select) field in the ERASEB command. The code-protect Configuration bits can then be reprogrammed using the PROGC command.

Note: If read or write code protection is enabled for a segment, no modifications can be made to that segment until code protection is disabled. Code protection can only be disabled by performing a Chip Erase or by performing a Segment Erase operation for the required segment.

#### 6.3 Reading Memory

The READD command reads the data EEPROM, Configuration bits and device ID of the device. This command only returns 16-bit data and operates on 16-bit registers. READD can be used to return the entire contents of data EEPROM.

The READP command reads the code memory of the device. This command only returns 24-bit data packed as described in Section 8.3 "Packed Data Format". READP can be used to read up to 32K instruction words of code memory.

Note:	
	location causes the programming
	executive to reset. All READD and READP
	commands must specify only valid
	memory locations.

#### 6.4 Programming Executive Software Version

At times, it may be necessary to determine the version of programming executive stored in executive memory. The QVER command performs this function. See Section 8.5.11 "QVER Command" for more details about this command.

#### Data EEPROM Information in the 6.5 **Hexadecimal File**

To allow portability of code, the programmer must read the data EEPROM information from the hexadecimal file. If data EEPROM information is not present, a simple warning message should be issued by the programmer. Similarly, when saving a hexadecimal file, all data EEPROM information must be included. An option to not include the data EEPROM information can be provided.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

### 6.6 Configuration Information in the Hexadecimal File

To allow portability of code, the programmer must read the Configuration register locations from the hexadecimal file. If configuration information is not present in the hexadecimal file, a simple warning message should be issued by the programmer. Similarly, while saving a hexadecimal file, all configuration information must be included. An option to not include the configuration information can be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

# 6.7 Unit ID

The dsPIC30F devices contain 32 instructions of Unit ID. These are located at addresses 0x8005C0 through 0x8005FF. The Unit ID can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other such application-specific information.

A Bulk Erase does not erase the Unit ID locations. Instead, erase all executive memory using steps 1-4 as shown in Table 12-1, and program the Unit ID along with the programming executive. Alternately, use a Row Erase to erase the row containing the Unit ID locations.

# 6.8 Checksum Computation

Checksums for the dsPIC30F are 16 bits in size. The checksum is to total sum of the following:

- · Contents of code memory locations
- · Contents of Configuration registers

Table A-1 describes how to calculate the checksum for each device. All memory locations are summed one byte at a time, using only their native data size. More specifically, Configuration and device ID registers are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

Note: The checksum calculation differs depending on the code-protect setting. Table A-1 describes how to compute the checksum for an unprotected device and a read-protected device. Regardless of the code-protect setting, the Configuration registers can always be read.

# 7.0 PROGRAMMER – PROGRAMMING EXECUTIVE COMMUNICATION

# 7.1 Communication Overview


The programmer and programming executive have a master-slave relationship, where the programmer is the master programming device and the programming executive is the slave.

All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the programming executive. In turn, the programming executive only sends one response to the programmer after receiving and processing a command. The programming executive command set is described in Section 8.0 "Programming Executive Commands". The response set is described in Section 9.0 "Programming Executive Responses".

# 7.2 Communication Interface and Protocol

The Enhanced ICSP interface is a 2-wire SPI interface implemented using the PGC and PGD pins. The PGC pin is used as a clock input pin, and the clock source must be provided by the programmer. The PGD pin is used for sending command data to, and receiving response data from, the programming executive. All serial data is transmitted on the falling edge of PGC and latched on the rising edge of PGC. All data transmissions are sent Most Significant bit (MSb) first, using 16-bit mode (see Figure 7-1).

### FIGURE 7-1: PROGRAMMING EXECUTIVE SERIAL TIMING



Since a 2-wire SPI interface is used, and data transmissions are bidirectional, a simple protocol is used to control the direction of PGD. When the programmer completes a command transmission, it releases the PGD line and allows the programming executive to drive this line high. The programming executive keeps the PGD line high to indicate that it is processing the command.

After the programming executive has processed the command, it brings PGD low for 15  $\mu$ sec to indicate to the programmer that the response is available to be

Opcode	Mnemonic	Length (16-bit words)	Time Out	Description	
0x0	SCHECK	1	1 ms	Sanity check.	
0x1	READD	4	1 ms/row	Read N 16-bit words of data EEPROM, Configuration registers or device ID starting from specified address.	
0x2	READP	4	1 ms/row	Read N 24-bit instruction words of code memory starting from specified address.	
0x3	Reserved	N/A	N/A	This command is reserved. It will return a NACK.	
0x4	PROGD <sup>(2)</sup>	19	5 ms	s Program one row of data EEPROM at the specified address, then verify.	
0x5	PROGP(1)	51	5 ms Program one row of code memory at the specified address, then verify.		
0x6	PROGC	4	5 ms	ms Write byte or 16-bit word to specified Configuration register.	
0x7	ERASEB	2	5 ms	5 ms Bulk Erase (entire code memory or data EEPROM), or erase by segment.	
0x8	ERASED <sup>(2)</sup>	3	5 ms/row	Erase rows of data EEPROM from specified address.	
0x9	ERASEP(1)	3	5 ms/row	Erase rows of code memory from specified address.	
0xA	QBLANK	3	300 ms	Query if the code memory and data EEPROM are blank.	
0xB	QVER	1	1 ms	Query the programming executive software version.	

## TABLE 8-1: PROGRAMMING EXECUTIVE COMMAND SET

Note 1: One row of code memory consists of (32) 24-bit words. Refer to Table 5-2 for device-specific information.
2: One row of data EEPROM consists of (16) 16-bit words. Refer to Table 5-3 for device-specific information.

# dsPIC30F Flash Programming Specification

#### 8.5.11 QVER COMMAND

15	12	11

15 12	11 0
Opcode	Length

Field	Description	
Opcode	0xB	
Length	0x1	

The QVER command queries the version of the programming executive software stored in test memory. The "version.revision" information is returned in the response's QE Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 0x23 is version 2.3 of programming executive software).

### Expected Response (2 words):

0x1BMN (where "MN" stands for version M.N) 0x0002

### 9.0 **PROGRAMMING EXECUTIVE** RESPONSES

#### 9.1 Overview

The programming executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly, and includes any required response or error data.

The programming executive response set is shown in Table 9-1. This table contains the opcode, mnemonic and description for each response. The response format is described in Section 9.2 "Response Format".

#### **TABLE 9-1: PROGRAMMING EXECUTIVE RESPONSE SET**

Opcode	Mnemonic	Description
0x1	PASS	Command successfully processed.
0x2	FAIL	Command unsuccessfully processed.
0x3	NACK	Command not known.

#### 9.2 **Response Format**

As shown in Example 9-1, all programming executive responses have a general format consisting of a two word header and any required data for the command. Table 9-2 lists the fields and their descriptions.

### EXAMPLE 9-1: FORMAT

15 12	11 8	7	0
Opcode	Last_Cmd	QE_Code	
	Lenç	gth	
D_1 (if applicable)			
D_N (if applicable)			

#### **TABLE 9-2**: FIELDS AND DESCRIPTIONS

Field	Description	
Opcode	Response opcode.	
Last_Cmd	Programmer command that generated the response.	
QE_Code	Query code or Error code.	
Length	Response length in 16-bit words (includes 2 header words.)	
D_1	First 16-bit data word (if applicable).	
D_N	Last 16-bit data word (if applicable).	

#### 9.2.1 **Opcode FIELD**

The Opcode is a 4-bit field in the first word of the response. The Opcode indicates how the command was processed (see Table 9-1). If the command is processed successfully, the response opcode is PASS. If there is an error in processing the command, the response opcode is FAIL, and the QE Code indicates the reason for the failure. If the command sent to the programming executive is not identified, the programming executive returns a NACK response.

#### 9.2.2 Last Cmd FIELD

The Last Cmd is a 4-bit field in the first word of the response and indicates the command that the programming executive processed. Since the programming executive can only process one command at a time, this field is technically not required. However, it can be used to verify whether the programming executive correctly received the command that the programmer transmitted.

### 9.2.3 QE\_Code FIELD

The QE\_Code is a byte in the first word of the response. This byte is used to return data for query commands, and error codes for all other commands.

When the programming executive processes one of the two query commands (QBLANK or QVER), the returned opcode is always PASS and the QE\_Code holds the query response data. The format of the QE\_Code for both queries is shown in Table 9-3.

TABLE 9-3: QE\_Code FOR QUERIES

Query	QE_Code
QBLANK	0x0F = Code memory and data EEPROM are NOT blank 0xF0 = Code memory and data EEPROM are blank
QVER	0xMN, where programming executive software version = M.N (i.e., 0x32 means software version 3.2)

When the programming executive processes any command other than a Query, the QE\_Code represents an error code. Supported error codes are shown in Table 9-4. If a command is successfully processed, the returned QE\_Code is set to 0x0, which indicates that there was no error in the command processing. If the verify of the programming for the PROGD, PROGP or PROGC command fails, the QE\_Code is set to 0x1. For all other programming executive errors, the QE\_Code is 0x2.

### TABLE 9-4: QE\_Code FOR NON-QUERY COMMANDS

QE_Code	Description
0x0	No error
0x1	Verify failed
0x2	Other error

### 9.2.4 RESPONSE LENGTH

The response length indicates the length of the programming executive's response in 16-bit words. This field includes the 2 words of the response header.

With the exception of the response for the READD and READP commands, the length of each response is only 2 words.

The response to the READD command is N + 2 words, where N is the number of words specified in the READD command.

The response to the READP command uses the packed instruction word format described in **Section 8.3 "Packed Data Format"**. When reading an odd number of program memory words (N odd), the response to the READP command is  $(3 \cdot (N + 1)/2 + 2)$  words. When reading an even number of program memory words (N even), the response to the READP command is  $(3 \cdot N/2 + 2)$  words.

### 11.4 Flash Memory Programming in ICSP Mode

Programming in ICSP mode is described in Section 11.4.1 "Programming Operations" through Section 11.4.3 "Starting and Stopping a Programming Cycle". Step-by-step procedures are described in Section 11.5 "Erasing Program Memory in Normal-Voltage Systems" through Section 11.13 "Reading the Application ID Word". All programming operations must use serial execution, as described in Section 11.2 "ICSP Operation".

### 11.4.1 PROGRAMMING OPERATIONS

Flash memory write and erase operations are controlled by the NVMCON register. Programming is performed by setting NVMCON to select the type of erase operation (Table 11-2) or write operation (Table 11-3), writing a key sequence to enable the programming and initiating the programming by setting the WR control bit, NVMCON<15>.

In ICSP mode, all programming operations are externally timed. An external 2 ms delay must be used between setting the WR control bit and clearing the WR control bit to complete the programming operation.

### TABLE 11-2: NVMCON ERASE OPERATIONS

NVMCON Value	Erase Operation
0x407F	Erase all code memory, data memory (does not erase UNIT ID).
0x4075	Erase 1 row (16 words) of data EEPROM.
0x4074	Erase 1 word of data EEPROM.
0x4072	Erase all executive memory.
0x4071	Erase 1 row (32 instruction words) from 1 panel of code memory.
0x406E	Erase Boot Secure and General Segments, then erase FBS, FSS and FGS configuration registers.
0x4066	Erase all Data EEPROM allocated to Boot Segment.
0x405E	Erase Secure and General Segments, then erase FSS and FGS configuration registers.
0x4056	Erase all Data EEPROM allocated to Secure Segment.
0x404E	Erase General Segment, then erase FGS configuration register.
0x4046	Erase all Data EEPROM allocated to General Segment.

# TABLE 11-3: NVMCON WRITE OPERATIONS

NVMCON Value	Write Operation
0x4008	Write 1 word to configuration
	memory.
0x4005	Write 1 row (16 words) to data memory.
0x4004	Write 1 word to data memory.
0x4001	Write 1 row (32 instruction words) into 1 panel of program memory.

### 11.4.2 UNLOCKING NVMCON FOR PROGRAMMING

Writes to the WR bit (NVMCON<15>) are locked to prevent accidental programming from taking place. Writing a key sequence to the NVMKEY register unlocks the WR bit and allows it to be written to. The unlock sequence is performed as follows:

MOV MOV	#0x55, W8 W8, NVMKEY
MOV	#0xAA, W9
MOV	W9, NVMKEY
Note:	Any working register, or working register pair, can be used to write the unlock sequence.

### 11.4.3 STARTING AND STOPPING A PROGRAMMING CYCLE

Once the unlock key sequence has been written to the NVMKEY register, the WR bit (NVMCON<15>) is used to start and stop an erase or write cycle. Setting the WR bit initiates the programming cycle. Clearing the WR bit terminates the programming cycle.

All erase and write cycles must be externally timed. An external delay must be used between setting and clearing the WR bit. Starting and stopping a programming cycle is performed as follows:

BSET	NVMCON,	#WR
<wait< td=""><td>2 ms&gt;</td><td></td></wait<>	2 ms>	
BCLR	NVMCON,	#WR

## 11.5 Erasing Program Memory in Normal-Voltage Systems

The procedure for erasing program memory (all code memory, data memory, executive memory and codeprotect bits) consists of setting NVMCON to 0x407F, unlocking NVMCON for erasing and then executing the programming cycle. This method of bulk erasing program memory only works for systems where VDD is between 4.5 volts and 5.5 volts. The method for erasing program memory for systems with a lower VDD (3.0 volts-4.5 volts) is described in Section 6.1 "Erasing Memory".

# TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY<br/>(ONLY IN NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 11: Initia	Step 11: Initiate the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
-	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP

**Note 1:** Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

# 11.7 Writing Configuration Memory

The FOSC, FWDT, FBORPOR and FICD registers are not erasable. It is recommended that all Configuration registers be set to a default value after erasing program memory. The FWDT, FBORPOR and FICD registers can be set to a default all '1's value by programming 0xFFFF to each register. Since these registers contain unimplemented bits that read as '0' the default values shown in Table 11-6 will be read instead of 0xFFFF. The recommended default FOSC value is 0xC100, which selects the FRC clock oscillator setting.

The FGS, FBS and FSS Configuration registers are special since they enable code protection for the device. For security purposes, once any bit in these registers is programmed to '0' (to enable some code protection feature), it can only be set back to '1' by performing a Bulk Erase or Segment Erase as described in **Section 11.5 "Erasing Program Memory in Normal-Voltage Systems**". Programming these bits from a '0' to '1' is not possible, but they may be programmed from a '1' to a '0' to enable code protection.

Table 11-7 shows the ICSP programming details for clearing the Configuration registers. In Step 1, the Reset vector is exited. In Step 2, the write pointer (W7) is loaded with 0x0000, which is the original destination address (in TBLPAG 0xF8 of program memory). In Step 3, the NVMCON is set to program one Configura-

tion register. In Step 4, the TBLPAG register is initialized, to 0xF8, for writing to the Configuration registers. In Step 5, the value to write to the each Configuration register (0xFFFF) is loaded to W6. In Step 6, the Configuration register data is written to the write latch using the TBLWTL instruction. In Steps 7 and 8, the NVMCON is unlocked for programming and the programming cycle is initiated, as described in Section 11.4 "Flash Memory Programming in ICSP Mode". In Step 9, the internal PC is set to 0x100 as a safety measure to prevent the PC from incrementing into unimplemented memory. Lastly, Steps 3-9 are repeated six times until all seven Configuration registers are cleared.

TABLE 11-6:	DEFAULT CONFIGURATION
	REGISTER VALUES

Address	Register	Default Value
0xF80000	FOSC	0xC100
0xF80002	FWDT	0x803F
0xF80004	FBORPOR	0x87B3
0xF80006	FBS	0x310F
0xF80008	FSS	0x330F
0xF8000A	FGS	0x0007
0xF8000C	FICD	0xC003

# TABLE 11-7:SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION<br/>REGISTERS

Command (Binary)	Data (Hexadecimal)	Description	
Step 1: Exit th	e Reset vector.		
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP	
Step 2: Initiali	ze the write pointer (	W7) for the TBLWT instruction.	
0000	200007	MOV #0x0000, W7	
Step 3: Set th	Step 3: Set the NVMCON to program 1 Configuration register.		
0000	24008A 883B0A	MOV #0x4008, W10 MOV W10, NVMCON	
Step 4: Initiali	Step 4: Initialize the TBLPAG register.		
0000	200F80 880190	MOV #0xF8, W0 MOV W0, TBLPAG	
Step 5: Load	Step 5: Load the Configuration register data to W6.		
0000	2xxxx0 000000	MOV # <config_value>, W0 NOP</config_value>	

Command (Binary)	Data (Hexadecimal)	Description		
Step 4: Output	Step 4: Output W0:W5 using the VISI register and REGOUT command.			
0000	883C20	MOV W0, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C21	MOV W1, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C22	MOV W2, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C23	MOV W3, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C24	MOV W4, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C25	MOV W5, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
Step 5: Reset	the device intern	al PC.		
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 6: Repeat steps 3-5 until all desired code memory is read.				

# TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

### 11.13 Reading the Application ID Word

The application ID word is stored at address 0x8005BE in executive code memory. To read this memory location, you must use the SIX control code to move this program memory location to the VISI register. The REGOUT control code must then be used to clock the contents of the VISI register out of the device. The corresponding control and instruction codes that must be serially transmitted to the device to perform this operation are shown in Table 11-13.

Once the programmer has clocked-out the application ID word, it must be inspected. If the application ID has the value 0xBB, the programming executive is resident in memory and the device can be programmed using the mechanism described in Section 5.0 "Device Programming". However, if the application ID has any other value, the programming executive is not resident in memory. It must be loaded to memory before the device can be programming executive to the memory is described in Section 12.0 "Programming the Programming the Programming Executive to Memory".

## 11.14 Exiting ICSP Mode

After confirming that the programming executive is resident in memory, or loading the programming executive, ICSP mode is exited by removing power to the device or bringing MCLR to VIL. Programming can then take place by following the procedure outlined in **Section 5.0 "Device Programming"**.

Command (Binary)	Data (Hexadecimal)	Description		
Step 1: Exit th	Step 1: Exit the Reset vector.			
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP		
Step 2: Initiali	ze TBLPAG and th	e read pointer (W0) for TBLRD instruction.		
0000 0000 0000 0000 0000 0000 0000 0000	200800 880190 205BE0 207841 000000 BA0890 000000 000000	MOV #0x80, W0 MOV W0, TBLPAG MOV #0x5BE, W0 MOV VISI, W1 NOP TBLRDL [W0], [W1] NOP NOP		
Step 3: Output	Step 3: Output the VISI register using the REGOUT command.			
0001 0000	<visi> 000000</visi>	Clock out contents of the VISI register NOP		

### TABLE 11-13: SERIAL INSTRUCTION EXECUTION FOR READING THE APPLICATION ID WORD

# 12.0 PROGRAMMING THE PROGRAMMING EXECUTIVE TO MEMORY

### 12.1 Overview

If it is determined that the programming executive does not reside in executive memory (as described in Section 4.0 "Confirming the Contents of Executive Memory"), it must be programmed into executive memory using ICSP and the techniques described in Section 11.0 "ICSP™ Mode". Storing the programming executive to executive memory is similar to normal programming of code memory. The executive memory must first be erased, and then the programming executive must be programmed 32 words at a time. This control flow is summarized in Table 12-1.

Command (Binary)	Data (Hexadecimal)	Description				
Step 1: Exit the Reset vector and erase executive memory.						
0000	040100	GOTO 0x100				
0000	040100	GOTO 0x100				
0000	000000	NOP				
Step 2: Initialize the NVMCON to erase executive memory.						
0000	24072A	MOV #0x4072, W10				
0000	883B0A	MOV W10, NVMCON				
Step 3: Unloc	k the NVMCON for p	programming.				
0000	200558	MOV #0x55, W8				
0000	883B38	MOV W8, NVMKEY				
0000	200AA9	MOV #0xAA, W9				
0000	883B39	MOV W9, NVMKEY				
Step 4: Initiate	e the erase cycle.					
0000	A8E761	BSET NVMCON, #15				
0000	000000	NOP				
0000	000000	NOP				
-	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and				
		Timing Requirements")				
0000	000000	NOP				
0000	000000	NOP				
0000	A9E761	BCLR NVMCON, #15				
0000	000000	NOP NOP				
•		the write pointer (W7).				
0000	200800	MOV #0x80, WO				
0000	880190	MOV W0, TBLPAG CLR W7				
0000	EB0380 000000	CLR W7 NOP				
0000	000000	NOP				
		program 32 instruction words.				
0000	24001A	MOV #0x4001, W10				
0000	883B0A	MOV W10, NVMCON				
Step 7: Load progra	Step 7: Load W0:W5 with the next 4 words of packed programming executive code and initialize W6 for programming. Programming starts from the base of executive memory (0x800000) using W6 as a read pointer and W7 as a write pointer.					
0000	2 <lsw0>0</lsw0>	MOV # <lswo>, WO</lswo>				
0000	2 <msb1:msb0>1</msb1:msb0>	MOV # <msb1:msb0>, W1</msb1:msb0>				
0000	2 <lsw1>2</lsw1>	MOV # <lsw1>, W2</lsw1>				
0000	2 <lsw2>3</lsw2>	MOV # <lsw2>, W3</lsw2>				
0000	2 <msb3:msb2>4</msb3:msb2>	MOV # <msb3:msb2>, W4</msb3:msb2>				
0000	2 <lsw3>5</lsw3>	MOV # <lsw3>, W5</lsw3>				

### TABLE 12-1: PROGRAMMING THE PROGRAMMING EXECUTIVE

(Binary)	d Data (Hexadecim	nal) Description
	•	/W6) and load the (next four write) latches.
•		
0000 0000	EB0300 000000	CLR W6 NOP
0000		
	BB0BB6 000000	TBLWTL [W6++], [W7]
0000		NOP
0000	000000	NOP TBLWTH.B [W6++], [W7++]
0000	BBDBB6	
0000	000000	NOP
0000	000000 BBEBB6	
0000	-	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
		ht times to load the write latches for the 32 instructions.
Step 10: 0		N for programming.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
		ming cycle
Step 11: In	itiate the programr	
-	A8E761	BSET NVMCON, #15
0000		
0000	A8E761	BSET NVMCON, #15
0000 0000 0000	A8E761 000000	BSET NVMCON, #15 NOP
0000 0000 0000	A8E761 000000 000000	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
-	A8E761 000000 000000	BSET NVMCON, #15 NOP NOP
- 0000 0000 - 0000	A8E761 000000 000000 -	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000 0000 0000 	A8E761 000000 000000 - 000000	BSET NVMCON, #15 NOP NOP Externally time `P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP
0000 0000 	A8E761 000000 000000 - 000000 000000	BSET NVMCON, #15 NOP NOP Externally time `P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP
Step 11: In 0000 0000 0000 	A8E761 000000 000000 - 000000 000000 A9E761	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15
0000 0000 	A8E761 000000 000000 - 000000 000000 A9E761 000000	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15 NOP NOP
0000 0000 	A8E761 000000 000000 - 000000 000000 A9E761 000000 000000	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15 NOP NOP

# TABLE 12-1: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description			
Step 4: Outpu	Step 4: Output W0:W5 using the VISI register and REGOUT command.				
0000	883C20	MOV W0, VISI			
0000	000000	NOP			
0001	-	Clock out contents of VISI register			
0000	883C21	MOV W1, VISI			
0000	000000	NOP			
0001	-	Clock out contents of VISI register			
0000	883C22	MOV W2, VISI			
0000	000000	NOP			
0001	-	Clock out contents of VISI register			
0000	883C23	MOV W3, VISI			
0000	000000	NOP			
0001	-	Clock out contents of VISI register			
0000	883C24	MOV W4, VISI			
0000	000000	NOP			
0001	-	Clock out contents of VISI register			
0000	883C25	MOV W5, VISI			
0000	000000	NOP			
0001	-	Clock out contents of VISI register			
Step 5: Reset	Step 5: Reset the device internal PC.				
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 6: Repeat Steps 3-5 until all 736 instruction words of executive memory are read.					

# TABLE 12-2: READING EXECUTIVE MEMORY (CONTINUED)

# 13.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

# TABLE 13-1: AC/DC CHARACTERISTICS

AC/DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended			
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions
D110	Vінн	High Programming Voltage on MCLR/VPP	9.00	13.25	V	_
D112	IPP	Programming Current on MCLR/VPP	_	300	μA	_
D113 ID	IDDP	Supply Current during programming	_	30	mA	Row Erase Program memory
				30	mA	Row Erase Data EEPROM
			—	30	mA	Bulk Erase
D001	Vdd	Supply voltage	2.5	5.5	V	—
D002	VDDBULK	Supply voltage for Bulk Erase programming	4.5	5.5	V	—
D031	VIL	Input Low Voltage	Vss	0.2 Vss	V	—
D041	Vih	Input High Voltage	0.8 Vdd	Vdd	V	—
D080	Vol	Output Low Voltage	—	0.6	V	IOL = 8.5 mA
D090	Voн	Output High Voltage	Vdd - 0.7	—	V	Іон = -3.0 mA
D012	Сю	Capacitive Loading on I/O Pin (PGD)	_	50	pF	To meet AC specifications
P1	TSCLK	Serial Clock (PGC) period	50	—	ns	ICSP™ mode
			1	—	μs	Enhanced ICSP mode
P1a	TSCLKL	Serial Clock (PGC) low time	20	—	ns	ICSP mode
			400	_	ns	Enhanced ICSP mode
P1b	TSCLKH	Serial Clock (PGC) high time	20	—	ns	ICSP mode
			400	—	ns	Enhanced ICSP mode
P2	TSET1	Input Data Setup Timer to PGC $\downarrow$	15	—	ns	—
P3	THLD1	Input Data Hold Time from PGC $\downarrow$	15	—	ns	—
P4	TDLY1	Delay between 4-bit command and command operand	20	—	ns	—
P4a	TDLY1a	Delay between 4-bit command operand and next 4-bit command	20	—	ns	—
P5	TDLY2	Delay between last PGC ↓of command to first PGC ↑ of VISI output	20	—	ns	—
P6	TSET2	VDD ↑ setup time to MCLR/VPP	100	—	ns	_
P7	THLD2	Input data hold time from MCLR/VPP ↑	2	_	μs	ICSP mode
			5	_	ms	Enhanced ICSP mode
P8	TDLY3	Delay between last PGC ↓of command word to PGD driven ↑ by programming executive	20	—	μs	-
P9a	TDLY4	Programming Executive Command processing time	10	—	μs	—

### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-636-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

# ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10