

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	24KB (8K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3012t-30i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.2 Entering Enhanced ICSP Mode

The Enhanced ICSP mode is entered by holding PGC and PGD high, and then raising MCLR/VPP to VIHH (high voltage), as illustrated in Figure 5-2. In this mode, the code memory, data EEPROM and Configuration bits can be efficiently programmed using the programming executive commands that are serially transferred using PGC and PGD.

FIGURE 5-2: ENTERING ENHANCED ICSP™ MODE



- Note 1: The sequence that places the device into Enhanced ICSP mode places all unused I/Os in the high-impedance state.
 - 2: Before entering Enhanced ICSP mode, clock switching must be disabled using ICSP, by programming the FCKSM<1:0> bits in the FOSC Configuration register to '11' or '10'.
 - **3:** When in Enhanced ICSP mode, the SPI output pin (SDO1) will toggle while the device is being programmed.

5.3 Chip Erase

Before a chip can be programmed, it must be erased. The Bulk Erase command (ERASEB) is used to perform this task. Executing this command with the MS command field set to 0x3 erases all code memory, data EEPROM and code-protect Configuration bits. The Chip Erase process sets all bits in these three memory regions to '1'.

Since non-code-protect Configuration bits cannot be erased, they must be manually set to '1' using multiple PROGC commands. One PROGC command must be sent for each Configuration register (see Section 5.7 "Configuration Bits Programming").

If Advanced Security features are enabled, then individual Segment Erase operations would need to be performed, depending on which segment needs to be programmed at a given stage of system programming. The user should have the flexibility to select specific segments for programming.

Note:	The Device ID registers cannot be erased.
	These registers remain intact after a Chip
	Erase is performed.

5.4 Blank Check

The term "Blank Check" means to verify that the device has been successfully erased and has no programmed memory cells. A blank or erased memory cell reads as '1'. The following memories must be blank checked:

- · All implemented code memory
- · All implemented data EEPROM
- · All Configuration bits (for their default value)

The Device ID registers (0xFF0000:0xFF0002) can be ignored by the Blank Check since this region stores device information that cannot be erased. Additionally, all unimplemented memory space should be ignored from the Blank Check.

The QBLANK command is used for the Blank Check. It determines if the code memory and data EEPROM are erased by testing these memory regions. A 'BLANK' or 'NOT BLANK' response is returned. The READD command is used to read the Configuration registers. If it is determined that the device is not blank, it must be erased (see Section 5.3 "Chip Erase") before attempting to program the chip.

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 111 = No Secure Segment 110 = Standard security; Small-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x001FFF] 101 = Standard security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 100 = Standard security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 101 = No Secure Segment (Secure Segment starts after BS and ends at 0x007FFF] 011 = No Secure Segment (Secure Segment starts after BS and ends at 0x001FFF] 010 = High security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x001FFF] 001 = High security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 001 = High security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 000 = High security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 000 = High security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF]
SWRP	FSS	Secure Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = Secure Segment program memory is not write-protected 0 = Secure program memory is write-protected
GSS<1:0>	FGS	General Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 11 = Code protection is disabled 10 = Standard security code protection is enabled 0x = High security code protection is enabled
GCP	FGS	General Segment Program Memory Code Protection (present in all devices except dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = General Segment program memory is not code-protected 0 = General Segment program memory is code-protected
GWRP	FGS	General Segment Program Memory Write Protection 1 = General Segment program memory is not write-protected 0 = General Segment program memory is write-protected
BKBUG	FICD	Debugger/Emulator Enable 1 = Device will reset into Operational mode 0 = Device will reset into Debug/Emulation mode
COE	FICD	Debugger/Emulator Enable 1 = Device will reset into Operational mode 0 = Device will reset into Clip-on Emulation mode
ICS<1:0>	FICD	ICD Communication Channel Select 11 = Communicate on PGC/EMUC and PGD/EMUD 10 = Communicate on EMUC1 and EMUD1 01 = Communicate on EMUC2 and EMUD2 00 = Communicate on EMUC3 and EMUD3
RESERVED	FBS, FSS, FGS	Reserved (read as '1', write as '1')
_	All	Unimplemented (read as '0', write as '0')

TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

TABLE 5-8: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F2010, dsPIC30F4011/4012 AND dsPIC30F6010/ 6011/6012/6013/ 6014)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	—	_	—	-	FOS	S<1:0>	—	—	—	—		FPR<3:0>		
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>	FWPSB<3:0>			
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN ⁽¹⁾	HPOL ⁽¹⁾	LPOL ⁽¹⁾	BOREN	_	BOR\	/<1:0>	— — FPWRT<1:		T<1:0>	
0xF80006	FBS	_	_	Rese	ved ⁽²⁾		—	_	Reserved ⁽²⁾	—	_	_	_		Reserved ⁽²⁾		
0xF80008	FSS	_	_	Rese	ved ⁽²⁾	_	_	Rese	erved ⁽²⁾	_	_	_	_	Reserved ⁽²⁾			
0xF8000A	FGS	_	_	_	_	_	_	_	_	_	_	_	_	_	Reserved ⁽²⁾	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	_	ICS<1:0>		:1:0>

 On the 6011, 6012, 6013 and 6014, these bits are reserved (read as '1' and must be programmed as '1').
 Reserved bits read as '1' and must be programmed as '1'. Note

TABLE 5-9: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F5011/5013)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	—	—	—		FOS	S<1:0>	—	—	—			FPR<	:3:0>	
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	—	—	FWPS	A<1:0>	FWPSB<3:0>			
0xF80004	FBORPOR	MCLREN	_	_	_	_	I	Reserved ⁽¹⁾		BOREN	—	BOR\	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	—	—	RBS	<1:0>	—	—	_	EBS	—	—	_	—		BSS<2:0>		BWRP
0xF80008	FSS	-	_	RSS	<1:0>	—	_	ESS	s<1:0>	—	—	_	—		SSS<2:0>		SWRP
0xF8000A	FGS	-	_	_	-	_	_	_	_	_	—	_	_	_	GSS<	:1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	—	—	_	_	_	_	—	—	_	_	_	_	ICS<	<1:0>

Note 1: Reserved bits read as '1' and must be programmed as '1'.

8.0 PROGRAMMING EXECUTIVE COMMANDS

8.1 Command Set

The programming executive command set is shown in Table 8-1. This table contains the opcode, mnemonic, length, time out and description for each command. Functional details on each command are provided in the command descriptions (see Section 8.5 "Command Descriptions").

8.2 Command Format

All programming executive commands have a general format consisting of a 16-bit header and any required data for the command (see Figure 8-1). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

FIGURE 8-1: COMMAND FORMAT

15 12	11	0					
Opcode	Length						
Command Data First Word (if required)							
	•						
•							
Command Data Last Word (if required)							

The command opcode must match one of those in the command set. Any command that is received which does not match the list in Table 8-1 will return a "NACK" response (see Section 9.2.1 "Opcode Field").

The command length is represented in 16-bit words since the SPI operates in 16-bit mode. The programming executive uses the Command Length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the programming executive.

8.3 Packed Data Format

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format shown in Figure 8-2. This format minimizes traffic over the SPI and provides the programming executive with data that is properly aligned for performing table write operations.

FIGURE 8-2:	PACKED INSTRUCTION
	WORD FORMAT

15 8	7 0						
ls	lsw1						
MSB2	MSB1						
ls	w2						

Iswx: Least significant 16 bits of instruction word MSBx: Most Significant Byte of instruction word

Note:	When the number of instruction words
	transferred is odd, MSB2 is zero and Isw2
	cannot be transmitted.

8.4 Programming Executive Error Handling

The programming executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the programming executive, no checking is performed on the data contained in the Programmer command. It is the responsibility of the programmer to command the programming executive with valid command arguments, or the programming operation may fail. Additional information on error handling is provided in Section 9.2.3 "QE_Code Field".

Opcode	Mnemonic	Length (16-bit words)	Time Out	Description
0x0	SCHECK	1	1 ms	Sanity check.
0x1	READD	4	1 ms/row	Read N 16-bit words of data EEPROM, Configuration registers or device ID starting from specified address.
0x2	READP	4	1 ms/row	Read N 24-bit instruction words of code memory starting from specified address.
0x3	Reserved	N/A	N/A	This command is reserved. It will return a NACK.
0x4	PROGD ⁽²⁾	19	5 ms	Program one row of data EEPROM at the specified address, then verify.
0x5	PROGP ⁽¹⁾	51	5 ms	Program one row of code memory at the specified address, then verify.
0x6	PROGC	4	5 ms	Write byte or 16-bit word to specified Configuration register.
0x7	ERASEB	2	5 ms	Bulk Erase (entire code memory or data EEPROM), or erase by segment.
0x8	ERASED ⁽²⁾	3	5 ms/row	Erase rows of data EEPROM from specified address.
0x9	ERASEP(1)	3	5 ms/row	Erase rows of code memory from specified address.
0xA	QBLANK	3	300 ms	Query if the code memory and data EEPROM are blank.
0xB	QVER	1	1 ms	Query the programming executive software version.

TABLE 8-1: PROGRAMMING EXECUTIVE COMMAND SET

Note 1: One row of code memory consists of (32) 24-bit words. Refer to Table 5-2 for device-specific information.
2: One row of data EEPROM consists of (16) 16-bit words. Refer to Table 5-3 for device-specific information.

8.5.5 PROGP COMMAND

15	12	11	8	7		0	
Орс	ode			L	.ength		
	Rese	rved			Addr_MSB		
D_1							
D_2							
D_N							

Field	Description
Opcode	0x5
Length	0x33
Reserved	0x0
Addr_MSB	MSB of 24-bit destination address
Addr_LS	LS 16 bits of 24-bit destination address
D_1	16-bit data word 1
D_2	16-bit data word 2
	16-bit data word 3 through 47
D_48	16-bit data word 48

The PROGP command instructs the programming executive to program one row of code memory (32 instruction words) to the specified memory address. Programming begins with the row address specified in the command. The destination address should be a multiple of 0x40.

The data to program to memory, located in command words D_1 through D_48, must be arranged using the packed instruction word format shown in Figure 8-2.

After all data has been programmed to code memory, the programming executive verifies the programmed data against the data in the command.

Expected Response (2 words): 0x1500 0x0002

Note: Refer to Table 5-2 for code memory size information.

8.5.6 PROGC COMMAND

15	12	2 11 8 7				0
Opcode				Ler	ngth	
Reserved				Addr_MSB		
Add			Addr_	LS		
Data						

Field	Description
Opcode	0x6
Length	0x4
Reserved	0x0
Addr_MSB	MSB of 24-bit destination address
Addr_LS	LS 16 bits of 24-bit destination address
Data	Data to program

The PROGC command programs data to the specified Configuration register and verifies the programming. Configuration registers are 16 bits wide, and this command allows one Configuration register to be programmed.

Expected Response (2 words): 0x1600 0x0002

Note: This command can only be used for programming Configuration registers.

9.2.3 QE_Code FIELD

The QE_Code is a byte in the first word of the response. This byte is used to return data for query commands, and error codes for all other commands.

When the programming executive processes one of the two query commands (QBLANK or QVER), the returned opcode is always PASS and the QE_Code holds the query response data. The format of the QE_Code for both queries is shown in Table 9-3.

TABLE 9-3: QE_Code FOR QUERIES

Query	QE_Code
QBLANK	0x0F = Code memory and data EEPROM are NOT blank 0xF0 = Code memory and data EEPROM are blank
QVER	0xMN, where programming executive software version = M.N (i.e., 0x32 means software version 3.2)

When the programming executive processes any command other than a Query, the QE_Code represents an error code. Supported error codes are shown in Table 9-4. If a command is successfully processed, the returned QE_Code is set to 0x0, which indicates that there was no error in the command processing. If the verify of the programming for the PROGD, PROGP or PROGC command fails, the QE_Code is set to 0x1. For all other programming executive errors, the QE_Code is 0x2.

TABLE 9-4: QE_Code FOR NON-QUERY COMMANDS

QE_Code	Description
0x0	No error
0x1	Verify failed
0x2	Other error

9.2.4 RESPONSE LENGTH

The response length indicates the length of the programming executive's response in 16-bit words. This field includes the 2 words of the response header.

With the exception of the response for the READD and READP commands, the length of each response is only 2 words.

The response to the READD command is N + 2 words, where N is the number of words specified in the READD command.

The response to the READP command uses the packed instruction word format described in **Section 8.3 "Packed Data Format"**. When reading an odd number of program memory words (N odd), the response to the READP command is $(3 \cdot (N + 1)/2 + 2)$ words. When reading an even number of program memory words (N even), the response to the READP command is $(3 \cdot N/2 + 2)$ words.

10.0 DEVICE ID

The device ID region is 2×16 bits and can be read using the READD command. This region of memory is read-only and can also be read when code protection is enabled.

Table 10-1shows the device ID for each device,Table 10-2shows the device ID registers and Table 10-33describes the bit field of each register.

Davias		Silicon Revision										
Device	DEVID	A0	A1	A2	A3	A4	В0	B1	B2			
dsPIC30F2010	0x0040	0x1000	0x1001	0x1002	0x1003	0x1004	—	—	_			
dsPIC30F2011	0x0240	_	0x1001	_	_	_	_	_	—			
dsPIC30F2012	0x0241	—	0x1001	—		—	—	—	—			
dsPIC30F3010	0x01C0	0x1000	0x1001	0x1002	—	—	—	—	—			
dsPIC30F3011	0x01C1	0x1000	0x1001	0x1002		—	—	—				
dsPIC30F3012	0x00C1	—	—	—		—	0x1040	0x1041	—			
dsPIC30F3013	0x00C3	—	—	—		—	0x1040	0x1041				
dsPIC30F3014	0x0160	—	0x1001	0x1002		—	—	—				
dsPIC30F4011	0x0101	—	0x1001	0x1002	0x1003	0x1003	—	—				
dsPIC30F4012	0x0100	—	0x1001	0x1002	0x1003	0x1003	—	—				
dsPIC30F4013	0x0141	—	0x1001	0x1002		—	—	—				
dsPIC30F5011	0x0080	—	0x1001	0x1002	0x1003	0x1003	—	—				
dsPIC30F5013	0x0081	_	0x1001	0x1002	0x1003	0x1003	_	—				
dsPIC30F5015	0x0200	0x1000	—	—		_	_	—				
dsPIC30F5016	0x0201	0x1000	—	—	_	—	—	—	_			
dsPIC30F6010	0x0188	_	_	_		_	_	0x1040	0x1042			
dsPIC30F6010A	0x0281	—	—	0x1002	0x1003	0x1004	—	—				
dsPIC30F6011	0x0192	—	—	—	0x1003	—	—	0x1040	0x1042			
dsPIC30F6011A	0x02C0	_	_	0x1002		_	0x1040	0x1041				
dsPIC30F6012	0x0193	—	—	—	0x1003	—	—	0x1040	0x1042			
dsPIC30F6012A	0x02C2	—	—	0x1002		—	0x1040	0x1041				
dsPIC30F6013	0x0197	_	_	—	0x1003	_	_	0x1040	0x1042			
dsPIC30F6013A	0x02C1	—	—	0x1002	—	—	0x1040	0x1041	—			
dsPIC30F6014	0x0198	—	—	—	0x1003	—	—	0x1040	0x1042			
dsPIC30F6014A	0x02C3	—	—	0x1002	_	—	0x1040	0x1041	—			
dsPIC30F6015	0x0280	_		0x1002	0x1003	0x1004	_	_	_			

TARI	F 10)_1·	DEVICE IDS
		/- .	

TABLE 10-2: dsPIC30F DEVICE ID REGISTERS

Addroop	Nama								В	it							
Address	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xFF0000	DEVID		DEVID<15:0>														
0xFF0002	DEVREV	F	PROC<3:0>				REV<5:0>				DOT<5:0>						

Bit Field	Register	Description			
DEVID<15:0>	DEVID	Encodes the device ID.			
PROC<3:0>	DEVREV	Encodes the process of the device (always read as 0x001).			
REV<5:0>	DEVREV	Encodes the major revision number of the device. 000000 = A			
		000001 = B 000010 = C			
DOT<5:0>	DEVREV	Encodes the minor revision number of the device.			
		000000 = 0			
		000001 = 1			
		000010 = 2			
Examples:					
Rev A.1 = 0000 000	0 0000 0001				
Rev A.2 = 0000 000	0 0000 0010				
Rev B.0 = 0000 000	0 0100 0000				
This formula applies to	o all dsPIC30F devices	s, with the exception of the following:			
• dsPIC30F6010					
 dsPIC30F6011 					
• dsPIC30F6012					
dsPIC30F6013					
dsPIC30F6014					
Refer to Table 10-1 fo	r the actual revision ID	S.			

TABLE 10-3: DEVICE ID BITS DESCRIPTION

11.0 ICSP™ MODE

11.1 ICSP Mode

ICSP mode is a special programming protocol that allows you to read and write to the dsPIC30F programming executive. The ICSP mode is the second (and slower) method used to program the device. This mode also has the ability to read the contents of executive memory to determine whether the programming executive is present. This capability is accomplished by applying control codes and instructions serially to the device using pins PGC and PGD.

In ICSP mode, the system clock is taken from the PGC pin, regardless of the device's oscillator Configuration bits. All instructions are first shifted serially into an internal buffer, then loaded into the Instruction register and executed. No program fetching occurs from internal memory. Instructions are fed in 24 bits at a time. PGD is used to shift data in and PGC is used as both the serial shift clock and the CPU execution clock.

Data is transmitted on the rising edge and latched on the falling edge of PGC. For all data transmissions, the Least Significant bit (LSb) is transmitted first.

Note 1: During ICSP operation, the operating frequency of PGC must not exceed 5 MHz.
2: Because ICSP is slower, it is recommended that only Enhanced ICSP (E-ICSP) mode be used for device programming, as described in Section 5.1 "Overview of the Programming Process".

11.2 ICSP Operation

Upon entry into ICSP mode, the CPU is idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGC and PGD, and this control code is used to command the CPU (see Table 11-1).

The SIX control code is used to send instructions to the CPU for execution, while the REGOUT control code is used to read data out of the device via the VISI register. The operation details of ICSP mode are provided in Section 11.2.1 "SIX Serial Instruction Execution" and Section 11.2.2 "REGOUT Serial Instruction Execution".

TABLE 11-1:CPU CONTROL CODES IN
ICSP™ MODE

4-bit Control Code	Mnemonic	Description
0000b	SIX	Shift in 24-bit instruction and execute.
0001b	REGOUT	Shift out the VISI register.
0010b-1111b	N/A	Reserved.

11.2.1 SIX SERIAL INSTRUCTION EXECUTION

The SIX control code allows execution of dsPIC30F assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see Figure 11-2).

- Note 1: Coming out of the ICSP entry sequence, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGC clocks are needed on startup, thereby resulting in a 9-bit SIX command instead of the normal 4-bit SIX command. After the forced SIX is clocked in, ICSP operation resumes as normal (the next 24 clock cycles load the first instruction word to the CPU). See Figure 11-1 for details.
 - 2: TBLRDH, TBLRDL, TBLWTH and TBLWTL instructions must be followed by a NOP instruction.

TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY
(ONLY IN NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 11: Initia	te the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
-	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP

Note 1: Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

11.9 Writing Data EEPROM

The procedure for writing data EEPROM is very similar to the procedure for writing code memory, except that fewer words are programmed in each operation. When writing data EEPROM, one row of data EEPROM is programmed at a time. Each row consists of sixteen 16-bit data words. Since fewer words are programmed during each operation, only working registers W0:W3 are used as temporary holding registers for the data to be programmed.

Table 11-9 shows the ICSP programming details for writing data EEPROM. Note that a different NVMCON value is required to write to data EEPROM, and that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data EEPROM).

TABLE 11-9:	SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM

Command (Binary)	Data (Hexadecimal)	Description						
Step 1: Exit th	Step 1: Exit the Reset vector.							
0000	040100	GOTO 0x100						
0000	040100	GOTO 0x100						
0000	000000	NOP						
Step 2: Set th	e NVMCON to write	16 data words.						
0000	24005A	MOV #0x4005, W10						
0000	883B0A	MOV W10, NVMCON						
Step 3: Initiali	ze the write pointer	W7) for TBLWT instruction.						
0000	2007F0	MOV #0x7F, W0						
0000	880190	MOV W0, TBLPAG						
0000	2xxxx7	MOV # <destinationaddress15:0>, W7</destinationaddress15:0>						
Step 4: Load	W0:W3 with the nex	4 data words to program.						
0000	2xxxx0	MOV # <wordo>, WO</wordo>						
0000	2xxxx1	MOV # <word1>, W1</word1>						
0000	2xxxx2	MOV # <word2>, W2</word2>						
0000	2xxxx3	MOV # <word3>, W3</word3>						
Step 5: Set th	e read pointer (W6)	and load the (next set of) write latches.						
0000	EB0300	CLR W6						
0000	000000	NOP						
0000	BB1BB6	TBLWTL [W6++], [W7++]						
0000	000000	NOP						
0000	000000	NOP						
0000	BB1BB6	TBLWTL [W6++], [W7++]						
0000	000000	NOP						
0000	000000	NOP						
0000	BB1BB6	TBLWTL [W6++], [W7++]						
0000	000000	NOP						
0000	000000	NOP						
0000	BB1BB6	TBLWTL [W6++], [W7++]						
0000	000000	NOP						
0000	000000	NOP						
Step 6: Repea	at steps 4-5 four time	es to load the write latches for 16 data words.						

Command (Binary)	Data (Hexadecimal)	Description		
Step 7: Unloc	Step 7: Unlock the NVMCON for writing.			
0000	200558	MOV #0x55, W8		
0000	883B38	MOV W8, NVMKEY		
0000	200AA9	MOV #0xAA, W9		
0000	883B39	MOV W9, NVMKEY		
Step 8: Initiate the write cycle.				
0000	A8E761	BSET NVMCON, #WR		
0000	000000	NOP		
0000	000000	NOP		
-	-	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and		
		Timing Requirements")		
0000	000000	NOP		
0000	000000	NOP		
0000	A9E761	BCLR NVMCON, #WR		
0000	000000	NOP		
0000	000000	NOP		
Step 9: Reset	device internal PC.	·		
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 10: Repeat steps 2-9 until all data memory is programmed.				

TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description	
Step 4: Output W0:W5 using the VISI register and REGOUT command.			
0000	883C20	MOV W0, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of VISI register	
0000	000000	NOP	
0000	883C21	MOV W1, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of VISI register	
0000	000000	NOP	
0000	883C22	MOV W2, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of VISI register	
0000	000000	NOP	
0000	883C23	MOV W3, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of VISI register	
0000	000000	NOP	
0000	883C24	MOV W4, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of VISI register	
0000	000000	NOP	
0000	883C25	MOV W5, VISI	
0000	000000	NOP	
0001	<visi></visi>	Clock out contents of VISI register	
0000	000000	NOP	
Step 5: Reset the device internal PC.			
0000	040100	GOTO 0x100	
0000	000000	NOP	
Step 6: Repeat steps 3-5 until all desired code memory is read.			

TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

11.11 Reading Configuration Memory

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Since there are seven Configuration registers, they are read one register at a time. Table 11-11 shows the ICSP programming details for reading all of the configuration memory. Note that the TBLPAG register is hard-coded to 0xF8 (the upper byte address of configuration memory), and the read pointer W6 is initialized to 0x0000.

TABLE 11-11: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

Command (Binary)	Data (Hexadecimal)	Description	
Step 1: Exit th	e Reset vector.		
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP	
Step 2: Initializ	ze TBLPAG, and	the read pointer (W6) and the write pointer (W7) for TBLRD instruction.	
0000 0000 0000 0000 0000	200F80 880190 EB0300 EB0380 000000	MOV #0xF8, W0 MOV W0, TBLPAG CLR W6 CLR W7 NOP	
Step 3: Read	the Configuration	register and write it to the VISI register (located at 0x784).	
0000 0000 0000 0000 0000 0000	BA0BB6 000000 000000 883C20 000000	TBLRDL [W6++], [W7] NOP NOP MOV W0, VISI NOP	
Step 4: Output the VISI register using the REGOUT command.			
0001 0000	<visi> 000000</visi>	Clock out contents of VISI register NOP	
Step 5: Reset device internal PC.			
0000 0000	040100 000000	GOTO 0x100 NOP	
Step 6: Repeat steps 3-5 six times to read all of configuration memory.			

11.12 Reading Data Memory

The procedure for reading data memory is similar to that of reading code memory, except that 16-bit data words are read instead of 24-bit words. Since less data is read in each operation, only working registers W0:W3 are used as temporary holding registers for the data to be read.

Table 11-12 shows the ICSP programming details for reading data memory. Note that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data memory).

TABLE 11-12: SERIAL INSTRUCTION EXECUTION FOR READING DATA MEMORY

Command (Binary)	Data (Hexadecimal)	Description		
Step 1: Exit th	ne Reset vector.			
0000	040100	GOTO 0x100		
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 2: Initiali	ze TBLPAG and	the read pointer (W6) for TBLRD instruction.		
0000	2007F0	MOV #0x7F, W0		
0000	880190	MOV W0, TBLPAG		
0000	2xxxx6	MOV # <sourceaddress15:0>, W6</sourceaddress15:0>		
Step 3: Initiali	ze the write point	er (W7) and store the next four locations of code memory to W0:W5.		
0000	EB0380	CLR W7		
0000	000000	NOP		
0000	BA1BB6	TBLRDL [W6++], [W7++]		
0000	000000	NOP		
0000	000000	NOP		
0000	BA1BB6	TBLRDL [W6++], [W7++]		
0000	000000	NOP		
0000	000000	NOP		
0000	BA1BB6	TBLRDL [W6++], [W7++]		
0000	000000	NOP		
0000	000000			
0000	BAIBBO	TBLRDL [W0++], [W/++]		
0000	000000	NOP		
Step 4: Outpu	t W0:W5 using th	ne VISI register and REGOLIT command		
0000	883020	MOV WU, VISI		
0000		NOP		
0001	000000	NOD		
0000	883021			
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C22	MOV W2, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
0000	883C23	MOV W3, VISI		
0000	000000	NOP		
0001	<visi></visi>	Clock out contents of VISI register		
0000	000000	NOP		
Step 5: Reset device internal PC.				
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 6: Repea	at steps 3-5 until	all desired data memory is read.		

Command (Binary)	Data (Hexadecimal)	Description			
Step 8: Set th	e read pointer (W6)	and load the (next four write) latches.			
0000	EB0300	CLR W6			
0000	000000	NOP			
0000	BB0BB6	TBLWTL [W6++], [W7]			
0000	000000	NOP			
0000	000000	NOP			
0000	BBDBB6	TBLWTH.B [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BBEBB6	TBLWTH.B [W6++], [++W7]			
0000	000000	NOP			
0000	000000	NOP			
0000	BB1BB6	TBLWTL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BB0BB6	TBLWTL [W6++], [W7]			
0000	000000	NOP			
0000	000000				
0000	BBDBB0	TBLWTH.B [W0++], [W/++]			
0000	000000	NOP			
0000	DDEDD6				
0000		IDLWIN.D [WOTT], [TTW/]			
0000	000000	NOP			
0000	BB1BB6	TBLWTL [W6++] [W7++]			
0000	000000	NOP			
0000	000000	NOP			
Step 9: Repea	at Steps 7-8 eight tin	hes to load the write latches for the 32 instructions.			
Step 10: Unlo	ck the NVMCON for	programming.			
0000	200558	MOV #0x55. W8			
0000	883B38	MOV W8, NVMKEY			
0000	200AA9	MOV #0xAA, W9			
0000	883B39	MOV W9, NVMKEY			
Step 11: Initia	te the programming	cvcle.			
0000	A8E761	BSET NVMCON. #15			
0000	000000	NOP			
0000	000000	NOP			
_	_	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and			
		Timing Requirements")			
0000	000000	NOP			
0000	000000	NOP			
0000	A9E761	BCLR NVMCON, #15			
0000	000000	NOP			
0000	000000	NOP			
Step 12: Rese	et the device internal	PC.			
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 13: Repeat Steps 7-12 until all 23 rows of executive memory are programmed.					

TABLE 12-1: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

APPENDIX A: DEVICE-SPECIFIC INFORMATION

A.1 Checksum Computation

The checksum computation is described in **Section 6.8 "Checksum Computation"**. Table A-1 shows how this 16-bit computation can be made for each dsPIC30F device. Computations for read code protection are shown both enabled and disabled. The checksum values assume that the Configuration registers are also erased. However, when code protection is enabled, the value of the FGS register is assumed to be 0x5.

A.2 dsPIC30F5011 and dsPIC30F5013

A.2.1 ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 before the device is chip erased. The steps to perform this action are shown in Table 11-4.

A.2.2 ENHANCED ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 using the PROGC command before the ERASEB command is used to erase the chip.

Device	Read Code Protection	Checksum Computation	Erased Value	Value with 0xAAAAAA at 0x0 and Last Code Address
dsPIC30F2010	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F2011	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F2012	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3010	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3011	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3012	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3013	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3014	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4011	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4012	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4013	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5011	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5013	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5015	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404

TABLE A-1: CHECKSUM COMPUTATION

Item Description:

SUM(a:b) = Byte sum of locations a to b inclusive (all 3 bytes of code memory)

CFGB = Configuration Block (masked) = Byte sum of ((FOSC&0xC10F) + (FWDT&0x803F) + (FBORPOR&0x87B3) + (FBS&0x310F) + (FSS&0x330F) + (FGS&0x0007) + (FICD&0xC003))

APPENDIX C: REVISION HISTORY

Note: Revision histories were not recorded for revisions A through H. The previous revision (J), was published in August 2007.

Revision K (November 2010)

This version of the document includes the following updates:

- Added Note three to Section 5.2 "Entering Enhanced ICSP Mode"
- Updated the first paragraph of Section 10.0 "Device ID"
- Updated Table 10-1: Device IDs
- Removed the VARIANT bit and updated the bit definition for the DEVID register in Table 10-2: dsPIC30F Device ID Registers
- Removed the VARIANT bit and updated the bit field definition and description for the DEVID register in Table 10-3: Device ID Bits Description
- Updated Note 3 in Section 11.3 "Entering ICSP Mode"
- Updated Step 11 in Table 11-4: Serial Instruction Execution for BUIk Erasing Program Memory (Only in Normal-voltage Systems)
- Updated Steps 5, 12 and 19 in Table 11-5: Serial Instruction Execution for Erasing Program Memory (Either in Low-voltage or Normal-voltage Systems)
- Updated Steps 5, 6 and 8 in Table 11-7: Serial Instruction Execution for Writing Configuration Registers
- Updated Steps 6 and 8 in Table 11-8: Serial Instruction Execution for Writing Code Memory
- Updated Steps 6 and 8 in Table 11-9: Serial Instruction Execution for Writing Data EEPROM
- Updated Entering ICSP[™] Mode (see Figure 11-4)
- Updated Steps 4 and 11 in Table 12-1: Programming the Programming Executive
- Renamed parameters: P12 to P12a and P13 to P13a, and added parameters P12b and P13b in Table 13-1: AC/DC Characteristics

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-636-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.