



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 20 MIPS |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 24KB (8K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | A/D 10x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3013t-20e-ml |

dsPIC30F Flash Programming Specification

3.0 PROGRAMMING EXECUTIVE APPLICATION

3.1 Programming Executive Overview

The programming executive resides in executive memory and is executed when Enhanced ICSP Programming mode is entered. The programming executive provides the mechanism for the programmer (host device) to program and verify the dsPIC30F, using a simple command set and communication protocol.

The following capabilities are provided by the programming executive:

- Read memory
 - Code memory and data EEPROM
 - Configuration registers
 - Device ID
- Erase memory
 - Bulk Erase by segment
 - Code memory (by row)
 - Data EEPROM (by row)
- Program memory
 - Code memory
 - Data EEPROM
 - Configuration registers
- Query
 - Blank Device
 - Programming executive software version

The programming executive performs the low-level tasks required for erasing and programming. This allows the programmer to program the device by issuing the appropriate commands and data.

The programming procedure is outlined in [Section 5.0 “Device Programming”](#).

3.2 Programming Executive Code Memory

The programming executive is stored in executive code memory and executes from this reserved region of memory. It requires no resources from user code memory or data EEPROM.

3.3 Programming Executive Data RAM

The programming executive uses the device's data RAM for variable storage and program execution. Once the programming executive has run, no assumptions should be made about the contents of data RAM.


4.0 CONFIRMING THE CONTENTS OF EXECUTIVE MEMORY

Before programming can begin, the programmer must confirm that the programming executive is stored in executive memory. The procedure for this task is illustrated in [Figure 4-1](#).

First, ICSP mode is entered. The unique application ID word stored in executive memory is then read. If the programming executive is resident, the application ID word is 0xBB, which means programming can resume as normal. However, if the application ID word is not 0xBB, the programming executive must be programmed to Executive Code memory using the method described in [Section 12.0 “Programming the Programming Executive to Memory”](#).

[Section 11.0 “ICSP™ Mode”](#) describes the process for the ICSP programming method. [Section 11.13 “Reading the Application ID Word”](#) describes the procedure for reading the application ID word in ICSP mode.

FIGURE 4-1: CONFIRMING PRESENCE OF THE PROGRAMMING EXECUTIVE



dsPIC30F Flash Programming Specification

5.0 DEVICE PROGRAMMING

5.1 Overview of the Programming Process

Once the programming executive has been verified in memory (or loaded if not present), the dsPIC30F can be programmed using the command set shown in Table 5-1. A detailed description for each command is provided in Section 8.0 “Programming Executive Commands”.

TABLE 5-1: COMMAND SET SUMMARY


| Command | Description |
|---------|---|
| SCHECK | Sanity check |
| READD | Read data EEPROM, Configuration registers and device ID |
| READP | Read code memory |
| PROGD | Program one row of data EEPROM and verify |
| PROGP | Program one row of code memory and verify |
| PROGC | Program Configuration bits and verify |
| ERASEB | Bulk Erase, or erase by segment |
| ERASED | Erase data EEPROM |
| ERASEP | Erase code memory |
| QBLANK | Query if the code memory and data EEPROM are blank |
| QVER | Query the software version |

A high-level overview of the programming process is illustrated in Figure 5-1. The process begins by entering Enhanced ICSP mode. The chip is then bulk erased, which clears all memory to ‘1’ and allows the device to be programmed. The Chip Erase is verified before programming begins. Next, the code memory, data Flash and Configuration bits are programmed. As these memories are programmed, they are each verified to ensure that programming was successful. If no errors are detected, the programming is complete and Enhanced ICSP mode is exited. If any of the verifications fail, the procedure should be repeated, starting from the Chip Erase.

If Advanced Security features are enabled, then individual Segment Erase operations need to be performed, based on user selections (i.e., based on the specific needs of the user application). The specific operations that are used typically depend on the order in which various segments need to be programmed for a given application or system.

Section 5.2 “Entering Enhanced ICSP Mode” through Section 5.8 “Exiting Enhanced ICSP Mode” describe the programming process in detail.

FIGURE 5-1: PROGRAMMING FLOW




dsPIC30F Flash Programming Specification

5.2 Entering Enhanced ICSP Mode

The Enhanced ICSP mode is entered by holding PGC and PGD high, and then raising MCLR/VPP to VIH (high voltage), as illustrated in Figure 5-2. In this mode, the code memory, data EEPROM and Configuration bits can be efficiently programmed using the programming executive commands that are serially transferred using PGC and PGD.

FIGURE 5-2: ENTERING ENHANCED ICSP™ MODE



Note 1: The sequence that places the device into Enhanced ICSP mode places all unused I/Os in the high-impedance state.

2: Before entering Enhanced ICSP mode, clock switching must be disabled using ICSP, by programming the FCKSM<1:0> bits in the FOSC Configuration register to '11' or '10'.

3: When in Enhanced ICSP mode, the SPI output pin (SDO1) will toggle while the device is being programmed.

5.3 Chip Erase

Before a chip can be programmed, it must be erased. The Bulk Erase command (**ERASEB**) is used to perform this task. Executing this command with the MS command field set to 0x3 erases all code memory, data EEPROM and code-protect Configuration bits. The Chip Erase process sets all bits in these three memory regions to '1'.

Since non-code-protect Configuration bits cannot be erased, they must be manually set to '1' using multiple **PROGC** commands. One **PROGC** command must be sent for each Configuration register (see [Section 5.7 "Configuration Bits Programming"](#)).

If Advanced Security features are enabled, then individual Segment Erase operations would need to be performed, depending on which segment needs to be programmed at a given stage of system programming. The user should have the flexibility to select specific segments for programming.

Note: The Device ID registers cannot be erased. These registers remain intact after a Chip Erase is performed.

5.4 Blank Check

The term "Blank Check" means to verify that the device has been successfully erased and has no programmed memory cells. A blank or erased memory cell reads as '1'. The following memories must be blank checked:

- All implemented code memory
- All implemented data EEPROM
- All Configuration bits (for their default value)

The Device ID registers (0xFF0000:0xFF0002) can be ignored by the Blank Check since this region stores device information that cannot be erased. Additionally, all unimplemented memory space should be ignored from the Blank Check.

The **QBLANK** command is used for the Blank Check. It determines if the code memory and data EEPROM are erased by testing these memory regions. A 'BLANK' or 'NOT BLANK' response is returned. The **READD** command is used to read the Configuration registers. If it is determined that the device is not blank, it must be erased (see [Section 5.3 "Chip Erase"](#)) before attempting to program the chip.

dsPIC30F Flash Programming Specification

5.6.3 PROGRAMMING VERIFICATION

Once the data EEPROM is programmed, the contents of memory can be verified to ensure that the programming was successful. Verification requires the data EEPROM to be read back and compared against the copy held in the programmer's buffer. The `READD` command reads back the programmed data EEPROM.

Alternatively, the programmer can perform the verification once the entire device is programmed using a checksum computation, as described in [Section 6.8 "Checksum Computation"](#).

Note: `TBLRDL` instructions executed within a `REPEAT` loop must not be used to read from Data EEPROM. Instead, it is recommended to use PSV access.

5.7 Configuration Bits Programming

5.7.1 OVERVIEW

The dsPIC30F has Configuration bits stored in seven 16-bit registers. These bits can be set or cleared to select various device configurations. There are two types of Configuration bits: system-operation bits and code-protect bits. The system-operation bits determine the power-on settings for system-level components such as the oscillator and Watchdog Timer. The code-protect bits prevent program memory from being read and written.

The FOSC Configuration register has three different register descriptions, based on the device. The FOSC Configuration register description for the dsPIC30F2010 and dsPIC30F6010/6011/6012/6013/6014 devices are shown in [Table 5-4](#).

Note: If user software performs an erase operation on the configuration fuse, it must be followed by a write operation to this fuse with the desired value, even if the desired value is the same as the state of the erased fuse.

The FOSC Configuration register description for the dsPIC30F4011/4012 and dsPIC30F5011/5013 devices is shown in [Table 5-5](#).

The FOSC Configuration register description for all remaining devices (dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013, dsPIC30F3014/4013, dsPIC30F5015 and dsPIC30F6011A/6012A/6013A/6014A) is shown in [Table 5-6](#). Always use the correct register descriptions for your target processor.

The `FWDT`, `FBORPOR`, `FBS`, `FSS`, `FGS` and `FICD` Configuration registers are not device-dependent. The register descriptions for these Configuration registers are shown in [Table 5-7](#).

The Device Configuration register maps are shown in [Table 5-8](#) through [Table 5-11](#).

TABLE 5-4: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2010 AND dsPIC30F6010/6011/6012/6013/6014

| Bit Field | Register | Description |
|------------|----------|---|
| FCKSM<1:0> | FOSC | Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| FOS<1:0> | FOSC | Oscillator Source Selection on POR 11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator) |
| FPR<3:0> | FOSC | Primary Oscillator Mode 1111 = ECIO w/PLL 16X – External Clock mode with 16X PLL. OSC2 pin is I/O 1110 = ECIO w/PLL 8X – External Clock mode with 8X PLL. OSC2 pin is I/O 1101 = ECIO w/PLL 4X – External Clock mode with 4X PLL. OSC2 pin is I/O 1100 = ECIO – External Clock mode. OSC2 pin is I/O 1011 = EC – External Clock mode. OSC2 pin is system clock output (Fosc/4) 1010 = Reserved (do not use) 1001 = ERC – External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4) 1000 = ERCIO – External RC Oscillator mode. OSC2 pin is I/O 0111 = XT w/PLL 16X – XT Crystal Oscillator mode with 16X PLL 0110 = XT w/PLL 8X – XT Crystal Oscillator mode with 8X PLL 0101 = XT w/PLL 4X – XT Crystal Oscillator mode with 4X PLL 0100 = XT – XT Crystal Oscillator mode (4 MHz-10 MHz crystal) 001x = HS – HS Crystal Oscillator mode (10 MHz-25 MHz crystal) 000x = XTL – XTL Crystal Oscillator mode (200 kHz-4 MHz crystal) |

dsPIC30F Flash Programming Specification

TABLE 5-5: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F4011/4012 AND dsPIC30F5011/5013

| Bit Field | Register | Description |
|------------|----------|---|
| FCKSM<1:0> | FOSC | Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| FOS<1:0> | FOSC | Oscillator Source Selection on POR 11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator) |
| FPR<3:0> | FOSC | Primary Oscillator Mode 1111 = ECIO w/PLL 16X – External Clock mode with 16X PLL. OSC2 pin is I/O 1110 = ECIO w/PLL 8X – External Clock mode with 8X PLL. OSC2 pin is I/O 1101 = ECIO w/PLL 4X – External Clock mode with 4X PLL. OSC2 pin is I/O 1100 = ECIO – External Clock mode. OSC2 pin is I/O 1011 = EC – External Clock mode. OSC2 pin is system clock output (Fosc/4) 1010 = FRC w/PLL 8x – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 1001 = ERC – External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4) 1000 = ERCIO – External RC Oscillator mode. OSC2 pin is I/O 0111 = XT w/PLL 16X – XT Crystal Oscillator mode with 16X PLL 0110 = XT w/PLL 8X – XT Crystal Oscillator mode with 8X PLL 0101 = XT w/PLL 4X – XT Crystal Oscillator mode with 4X PLL 0100 = XT – XT Crystal Oscillator mode (4 MHz-10 MHz crystal) 0011 = FRC w/PLL 16x – Internal fast RC oscillator with 16x PLL. OSC2 pin is I/O 0010 = HS – HS Crystal Oscillator mode (10 MHz-25 MHz crystal) 0001 = FRC w/PLL 4x – Internal fast RC oscillator with 4x PLL. OSC2 pin is I/O 0000 = XTL – XTL Crystal Oscillator mode (200 kHz-4 MHz crystal) |

dsPIC30F Flash Programming Specification

TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015 (CONTINUED)

| Bit Field | Register | Description |
|-----------|----------|--|
| FPR<4:0> | FOSC | Alternate Oscillator Mode (when FOS<2:0> = 011b) 1xxxx = Reserved (do not use) 0111x = Reserved (do not use) 01101 = Reserved (do not use) 01100 = ECIO – External clock. OSC2 pin is I/O 01011 = EC – External clock. OSC2 pin is system clock output (Fosc/4) 01010 = Reserved (do not use) 01001 = ERC – External RC oscillator. OSC2 pin is system clock output (Fosc/4) 01000 = ERCIO – External RC oscillator. OSC2 pin is I/O 00111 = Reserved (do not use) 00110 = Reserved (do not use) 00101 = Reserved (do not use) 00100 = XT – XT crystal oscillator (4 MHz-10 MHz crystal) 00010 = HS – HS crystal oscillator (10 MHz-25 MHz crystal) 00001 = Reserved (do not use) 00000 = XTL – XTL crystal oscillator (200 kHz-4 MHz crystal) |

dsPIC30F Flash Programming Specification

TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

| Bit Field | Register | Description |
|-----------|---------------|---|
| SSS<2:0> | FSS | Secure Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 111 = No Secure Segment 110 = Standard security; Small-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x001FFF] 101 = Standard security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 100 = Standard security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x007FFF] 011 = No Secure Segment 010 = High security; Small-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x001FFF] 001 = High security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 000 = High security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x007FFF] |
| SWRP | FSS | Secure Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = Secure Segment program memory is not write-protected 0 = Secure program memory is write-protected |
| GSS<1:0> | FGS | General Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 11 = Code protection is disabled 10 = Standard security code protection is enabled 0x = High security code protection is enabled |
| GCP | FGS | General Segment Program Memory Code Protection (present in all devices except dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = General Segment program memory is not code-protected 0 = General Segment program memory is code-protected |
| GWRP | FGS | General Segment Program Memory Write Protection 1 = General Segment program memory is not write-protected 0 = General Segment program memory is write-protected |
| BKBUG | FICD | Debugger/Emulator Enable 1 = Device will reset into Operational mode 0 = Device will reset into Debug/Emulation mode |
| COE | FICD | Debugger/Emulator Enable 1 = Device will reset into Operational mode 0 = Device will reset into Clip-on Emulation mode |
| ICS<1:0> | FICD | ICD Communication Channel Select 11 = Communicate on PGC/EMUC and PGD/EMUD 10 = Communicate on EMUC1 and EMUD1 01 = Communicate on EMUC2 and EMUD2 00 = Communicate on EMUC3 and EMUD3 |
| RESERVED | FBS, FSS, FGS | Reserved (read as '1', write as '1') |
| — | All | Unimplemented (read as '0', write as '0') |

dsPIC30F Flash Programming Specification

8.5 Command Descriptions

All commands that are supported by the programming executive are described in [Section 8.5.1 “SCHECK Command”](#) through [Section 8.5.11 “QVER Command”](#).

8.5.1 SCHECK COMMAND

| | | | |
|--------|--------|----|---|
| 15 | 12 | 11 | 0 |
| Opcode | Length | | |

| Field | Description |
|--------|-------------|
| Opcode | 0x0 |
| Length | 0x1 |

The `SCHECK` command instructs the programming executive to do nothing, but generate a response. This command is used as a “sanity check” to verify that the programming executive is operational.

Expected Response (2 words):

0x1000
0x0002

Note: This instruction is not required for programming, but is provided for development purposes only.

8.5.2 READD COMMAND

| | | | | | |
|-----------|----|--------|----------|---|---|
| 15 | 12 | 11 | 8 | 7 | 0 |
| Opcode | | Length | | | |
| Reserved0 | | N | | | |
| Reserved1 | | | Addr_MSB | | |
| Addr_LS | | | | | |

| Field | Description |
|-----------|--|
| Opcode | 0x1 |
| Length | 0x4 |
| Reserved0 | 0x0 |
| N | Number of 16-bit words to read (max of 2048) |
| Reserved1 | 0x0 |
| Addr_MSB | MSB of 24-bit source address |
| Addr_LS | LS 16 bits of 24-bit source address |

The `READD` command instructs the programming executive to read N 16-bit words of memory starting from the 24-bit address specified by `Addr_MSB` and `Addr_LS`. This command can only be used to read 16-bit data. It can be used to read data EEPROM, Configuration registers and the device ID.

Expected Response (2+N words):

0x1100
N + 2
Data word 1
...
Data word N

Note: Reading unimplemented memory will cause the programming executive to reset.

dsPIC30F Flash Programming Specification

9.2.3 QE_Code FIELD

The QE_Code is a byte in the first word of the response. This byte is used to return data for query commands, and error codes for all other commands.

When the programming executive processes one of the two query commands (`QBLANK` or `QVER`), the returned opcode is always PASS and the QE_Code holds the query response data. The format of the QE_Code for both queries is shown in [Table 9-3](#).

TABLE 9-3: QE_Code FOR QUERIES

| Query | QE_Code |
|--------|---|
| QBLANK | 0x0F = Code memory and data EEPROM are NOT blank 0xF0 = Code memory and data EEPROM are blank |
| QVER | 0xMN, where programming executive software version = M.N (i.e., 0x32 means software version 3.2) |

When the programming executive processes any command other than a Query, the QE_Code represents an error code. Supported error codes are shown in [Table 9-4](#). If a command is successfully processed, the returned QE_Code is set to 0x0, which indicates that there was no error in the command processing. If the verify of the programming for the `PROGD`, `PROGP` or `PROGC` command fails, the QE_Code is set to 0x1. For all other programming executive errors, the QE_Code is 0x2.

TABLE 9-4: QE_Code FOR NON-QUERY COMMANDS

| QE_Code | Description |
|---------|---------------|
| 0x0 | No error |
| 0x1 | Verify failed |
| 0x2 | Other error |

9.2.4 RESPONSE LENGTH

The response length indicates the length of the programming executive's response in 16-bit words. This field includes the 2 words of the response header.

With the exception of the response for the `READD` and `READP` commands, the length of each response is only 2 words.

The response to the `READD` command is $N + 2$ words, where N is the number of words specified in the `READD` command.

The response to the `READP` command uses the packed instruction word format described in [Section 8.3 "Packed Data Format"](#). When reading an odd number of program memory words (N odd), the response to the `READP` command is $(3 \cdot (N + 1)/2 + 2)$ words. When reading an even number of program memory words (N even), the response to the `READP` command is $(3 \cdot N/2 + 2)$ words.

dsPIC30F Flash Programming Specification

11.0 ICSP™ MODE

11.1 ICSP Mode

ICSP mode is a special programming protocol that allows you to read and write to the dsPIC30F programming executive. The ICSP mode is the second (and slower) method used to program the device. This mode also has the ability to read the contents of executive memory to determine whether the programming executive is present. This capability is accomplished by applying control codes and instructions serially to the device using pins PGC and PGD.

In ICSP mode, the system clock is taken from the PGC pin, regardless of the device's oscillator Configuration bits. All instructions are first shifted serially into an internal buffer, then loaded into the Instruction register and executed. No program fetching occurs from internal memory. Instructions are fed in 24 bits at a time. PGD is used to shift data in and PGC is used as both the serial shift clock and the CPU execution clock.

Data is transmitted on the rising edge and latched on the falling edge of PGC. For all data transmissions, the Least Significant bit (LSb) is transmitted first.

Note 1: During ICSP operation, the operating frequency of PGC must not exceed 5 MHz.

2: Because ICSP is slower, it is recommended that only Enhanced ICSP (E-ICSP) mode be used for device programming, as described in [Section 5.1 "Overview of the Programming Process"](#).

11.2 ICSP Operation

Upon entry into ICSP mode, the CPU is idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGC and PGD, and this control code is used to command the CPU (see [Table 11-1](#)).

The SIX control code is used to send instructions to the CPU for execution, while the REGOUT control code is used to read data out of the device via the VISI register. The operation details of ICSP mode are provided in [Section 11.2.1 "SIX Serial Instruction Execution"](#) and [Section 11.2.2 "REGOUT Serial Instruction Execution"](#).

TABLE 11-1: CPU CONTROL CODES IN ICSP™ MODE

| 4-bit Control Code | Mnemonic | Description |
|--------------------|----------|--|
| 0000b | SIX | Shift in 24-bit instruction and execute. |
| 0001b | REGOUT | Shift out the VISI register. |
| 0010b-1111b | N/A | Reserved. |

11.2.1 SIX SERIAL INSTRUCTION EXECUTION

The SIX control code allows execution of dsPIC30F assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see [Figure 11-2](#)).

Note 1: Coming out of the ICSP entry sequence, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGC clocks are needed on start-up, thereby resulting in a 9-bit SIX command instead of the normal 4-bit SIX command. After the forced SIX is clocked in, ICSP operation resumes as normal (the next 24 clock cycles load the first instruction word to the CPU). See [Figure 11-1](#) for details.

2: TBLRDH, TBLRDL, TBLWTH and TBLWTL instructions must be followed by a NOP instruction.

dsPIC30F Flash Programming Specification

Table 11-4 shows the ICSP programming process for bulk-erasing program memory. This process includes the ICSP command code, which must be transmitted (for each instruction) to the Least Significant bit first using the PGC and PGD pins (see Figure 11-2).

If an individual Segment Erase operation is required, the NVMCON value must be replaced by the value for the corresponding Segment Erase operation.

Note: Program memory must be erased before writing any data to program memory.

TABLE 11-4: SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY (ONLY IN NORMAL-VOLTAGE SYSTEMS)

| Command (Binary) | Data (Hexadecimal) | Description |
|---|--------------------|----------------------|
| Step 1: Exit the Reset vector. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 2: Set NVMCON to program the FBS Configuration register.⁽¹⁾ | | |
| 0000 | 24008A | MOV #0x4008, W10 |
| 0000 | 883B0A | MOV W10, NVMCON |
| Step 3: Initialize the TBLPAG and write pointer (W7) for TBLWT instruction for Configuration register.⁽¹⁾ | | |
| 0000 | 200F80 | MOV #0xF8, W0 |
| 0000 | 880190 | MOV W0, TBLPAG |
| 0000 | 200067 | MOV #0x6, W7 |
| Step 4: Load the Configuration Register data to W6.⁽¹⁾ | | |
| 0000 | EB0300 | CLR W6 |
| 0000 | 000000 | NOP |
| Step 5: Load the Configuration Register write latch. Advance W7 to point to next Configuration register.⁽¹⁾ | | |
| 0000 | BB1B86 | TBLWTL W6, [W7++] |
| Step 6: Unlock the NVMCON for programming the Configuration register.⁽¹⁾ | | |
| 0000 | 200558 | MOV #0x55, W8 |
| 0000 | 200AA9 | MOV #0xAA, W9 |
| 0000 | 883B38 | MOV W8, NVMKEY |
| 0000 | 883B39 | MOV W9, NVMKEY |
| Step 7: Initiate the programming cycle.⁽¹⁾ | | |
| 0000 | A8E761 | BSET NVMCON, #WR |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| — | — | Externally time 2 ms |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | A9E761 | BCLR NVMCON, #WR |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| Step 8: Repeat steps 5-7 one time to program 0x0000 to RESERVED2 Configuration register.⁽¹⁾ | | |
| Step 9: Set the NVMCON to erase all Program Memory. | | |
| 00000 | 2407FA | MOV #0x407F, W10 |
| 0000 | 883B0A | MOV W10, NVMCON |
| Step 10: Unlock the NVMCON for programming. | | |

Note 1: Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

dsPIC30F Flash Programming Specification

11.7 Writing Configuration Memory

The FOSC, FWDT, FBORPOR and FICD registers are not erasable. It is recommended that all Configuration registers be set to a default value after erasing program memory. The FWDT, FBORPOR and FICD registers can be set to a default all '1's value by programming 0xFFFF to each register. Since these registers contain unimplemented bits that read as '0' the default values shown in [Table 11-6](#) will be read instead of 0xFFFF. The recommended default FOSC value is 0xC100, which selects the FRC clock oscillator setting.

The FGS, FBS and FSS Configuration registers are special since they enable code protection for the device. For security purposes, once any bit in these registers is programmed to '0' (to enable some code protection feature), it can only be set back to '1' by performing a Bulk Erase or Segment Erase as described in [Section 11.5 "Erasing Program Memory in Normal-Voltage Systems"](#). Programming these bits from a '0' to '1' is not possible, but they may be programmed from a '1' to a '0' to enable code protection.

[Table 11-7](#) shows the ICSP programming details for clearing the Configuration registers. In Step 1, the Reset vector is exited. In Step 2, the write pointer (W7) is loaded with 0x0000, which is the original destination address (in TBLPAG 0xF8 of program memory). In Step 3, the NVMCON is set to program one Configura-

tion register. In Step 4, the TBLPAG register is initialized, to 0xF8, for writing to the Configuration registers. In Step 5, the value to write to the each Configuration register (0xFFFF) is loaded to W6. In Step 6, the Configuration register data is written to the write latch using the TBLWTL instruction. In Steps 7 and 8, the NVMCON is unlocked for programming and the programming cycle is initiated, as described in [Section 11.4 "Flash Memory Programming in ICSP Mode"](#). In Step 9, the internal PC is set to 0x100 as a safety measure to prevent the PC from incrementing into unimplemented memory. Lastly, Steps 3-9 are repeated six times until all seven Configuration registers are cleared.

TABLE 11-6: DEFAULT CONFIGURATION REGISTER VALUES

| Address | Register | Default Value |
|----------|----------|---------------|
| 0xF80000 | FOSC | 0xC100 |
| 0xF80002 | FWDT | 0x803F |
| 0xF80004 | FBORPOR | 0x87B3 |
| 0xF80006 | FBS | 0x310F |
| 0xF80008 | FSS | 0x330F |
| 0xF8000A | FGS | 0x0007 |
| 0xF8000C | FICD | 0xC003 |

TABLE 11-7: SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION REGISTERS

| Command (Binary) | Data (Hexadecimal) | Description |
|---|--------------------|-------------------------|
| Step 1: Exit the Reset vector. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 2: Initialize the write pointer (W7) for the TBLWT instruction. | | |
| 0000 | 200007 | MOV #0x0000, W7 |
| Step 3: Set the NVMCON to program 1 Configuration register. | | |
| 0000 | 24008A | MOV #0x4008, W10 |
| 0000 | 883B0A | MOV W10, NVMCON |
| Step 4: Initialize the TBLPAG register. | | |
| 0000 | 200F80 | MOV #0xF8, W0 |
| 0000 | 880190 | MOV W0, TBLPAG |
| Step 5: Load the Configuration register data to W6. | | |
| 0000 | 2xxxx0 | MOV #<CONFIG_VALUE>, W0 |
| 0000 | 000000 | NOP |

dsPIC30F Flash Programming Specification

TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM (CONTINUED)

| Command (Binary) | Data (Hexadecimal) | Description |
|---|-----------------------|---|
| Step 7: Unlock the NVMCON for writing. | | |
| 0000 | 200558 | MOV #0x55, W8 |
| 0000 | 883B38 | MOV W8, NVMKEY |
| 0000 | 200AA9 | MOV #0xAA, W9 |
| 0000 | 883B39 | MOV W9, NVMKEY |
| Step 8: Initiate the write cycle. | | |
| 0000 | A8E761 | BSET NVMCON, #WR |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| — | — | Externally time 'P12a' ms (see Section 13.0 “AC/DC Characteristics and Timing Requirements”) |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | A9E761 | BCLR NVMCON, #WR |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| Step 9: Reset device internal PC. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 10: Repeat steps 2-9 until all data memory is programmed. | | |

dsPIC30F Flash Programming Specification

11.10 Reading Code Memory

Reading from code memory is performed by executing a series of `TBLRD` instructions and clocking out the data using the `REGOUT` command. To ensure efficient execution and facilitate verification on the programmer, four instruction words are read from the device at a time.

Table 11-10 shows the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the 24-bit starting source address for reading is loaded into the `TBLPAG` and `W6` registers. The upper byte of the starting source address is stored to `TBLPAG`, while the lower 16 bits of the source address are stored to `W6`.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 11-5). In Step 3, the write pointer `W7` is initialized, and four instruction words are read from code memory and stored to working registers `W0:W5`. In Step 4, the four instruction words are clocked out of the device from the `VISI` register using the `REGOUT` command. In Step 5, the internal PC is reset to `0x100`, as a precautionary measure, to prevent the PC from incrementing into unimplemented memory when large devices are being read. Lastly, in Step 6, Steps 3-5 are repeated until the desired amount of code memory is read.

TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY

| Command (Binary) | Data (Hexadecimal) | Description |
|---|-----------------------|-------------------------------|
| Step 1: Exit the Reset vector. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 2: Initialize TBLPAG and the read pointer (W6) for TBLRD instruction. | | |
| 0000 | 200xx0 | MOV #<SourceAddress23:16>, W0 |
| 0000 | 880190 | MOV W0, TBLPAG |
| 0000 | 2xxxx6 | MOV #<SourceAddress15:0>, W6 |
| Step 3: Initialize the write pointer (W7) and store the next four locations of code memory to W0:W5. | | |
| 0000 | EB0380 | CLR W7 |
| 0000 | 000000 | NOP |
| 0000 | BA1B96 | TBLRDL [W6], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BADBB6 | TBLRDH.B [W6++], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BADBD6 | TBLRDH.B [W6++], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BA1BB6 | TBLRDL [W6++], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BA1B96 | TBLRDL [W6], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BADBB6 | TBLRDH.B [W6++], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BADBD6 | TBLRDH.B [W6++], [W7++] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | BA0BB6 | TBLRDL [W6++], [W7] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |

dsPIC30F Flash Programming Specification

11.11 Reading Configuration Memory

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Since there are seven Configuration registers, they are read one register at a time.

Table 11-11 shows the ICSP programming details for reading all of the configuration memory. Note that the TBLPAG register is hard-coded to 0xF8 (the upper byte address of configuration memory), and the read pointer W6 is initialized to 0x0000.

TABLE 11-11: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

| Command (Binary) | Data (Hexadecimal) | Description |
|---|--------------------|-------------------------------------|
| Step 1: Exit the Reset vector. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction. | | |
| 0000 | 200F80 | MOV #0xF8, W0 |
| 0000 | 880190 | MOV W0, TBLPAG |
| 0000 | EB0300 | CLR W6 |
| 0000 | EB0380 | CLR W7 |
| 0000 | 000000 | NOP |
| Step 3: Read the Configuration register and write it to the VISI register (located at 0x784). | | |
| 0000 | BA0BB6 | TBLRDL [W6++], [W7] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | 883C20 | MOV W0, VISI |
| 0000 | 000000 | NOP |
| Step 4: Output the VISI register using the REGOUT command. | | |
| 0001 | <VISI> | Clock out contents of VISI register |
| 0000 | 000000 | NOP |
| Step 5: Reset device internal PC. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 6: Repeat steps 3-5 six times to read all of configuration memory. | | |

dsPIC30F Flash Programming Specification

11.13 Reading the Application ID Word

The application ID word is stored at address 0x8005BE in executive code memory. To read this memory location, you must use the SIX control code to move this program memory location to the VISI register. The REGOUT control code must then be used to clock the contents of the VISI register out of the device. The corresponding control and instruction codes that must be serially transmitted to the device to perform this operation are shown in [Table 11-13](#).

Once the programmer has clocked-out the application ID word, it must be inspected. If the application ID has the value 0xBB, the programming executive is resident in memory and the device can be programmed using the mechanism described in [Section 5.0 “Device Programming”](#). However, if the application ID has any other value, the programming executive is not resident in memory. It must be loaded to memory before the device can be programmed. The procedure for loading the programming executive to the memory is described in [Section 12.0 “Programming the Programming Executive to Memory”](#).

11.14 Exiting ICSP Mode

After confirming that the programming executive is resident in memory, or loading the programming executive, ICSP mode is exited by removing power to the device or bringing MCLR to V_{IL}. Programming can then take place by following the procedure outlined in [Section 5.0 “Device Programming”](#).

TABLE 11-13: SERIAL INSTRUCTION EXECUTION FOR READING THE APPLICATION ID WORD

| Command (Binary) | Data (Hexadecimal) | Description |
|---|-----------------------|---|
| Step 1: Exit the Reset vector. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 2: Initialize TBLPAG and the read pointer (W0) for TBLRD instruction. | | |
| 0000 | 200800 | MOV #0x80, W0 |
| 0000 | 880190 | MOV W0, TBLPAG |
| 0000 | 205BE0 | MOV #0x5BE, W0 |
| 0000 | 207841 | MOV VISI, W1 |
| 0000 | 000000 | NOP |
| 0000 | BA0890 | TBLRDL [W0], [W1] |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| Step 3: Output the VISI register using the REGOUT command. | | |
| 0001 | <VISI> | Clock out contents of the VISI register |
| 0000 | 000000 | NOP |

dsPIC30F Flash Programming Specification

12.0 PROGRAMMING THE PROGRAMMING EXECUTIVE TO MEMORY

Storing the programming executive to executive memory is similar to normal programming of code memory. The executive memory must first be erased, and then the programming executive must be programmed 32 words at a time. This control flow is summarized in [Table 12-1](#).

12.1 Overview

If it is determined that the programming executive does not reside in executive memory (as described in [Section 4.0 “Confirming the Contents of Executive Memory”](#)), it must be programmed into executive memory using ICSP and the techniques described in [Section 11.0 “ICSP™ Mode”](#).

TABLE 12-1: PROGRAMMING THE PROGRAMMING EXECUTIVE

| Command (Binary) | Data (Hexadecimal) | Description |
|---|--------------------|---|
| Step 1: Exit the Reset vector and erase executive memory. | | |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 040100 | GOTO 0x100 |
| 0000 | 000000 | NOP |
| Step 2: Initialize the NVMCON to erase executive memory. | | |
| 0000 | 24072A | MOV #0x4072, W10 |
| 0000 | 883B0A | MOV W10, NVMCON |
| Step 3: Unlock the NVMCON for programming. | | |
| 0000 | 200558 | MOV #0x55, W8 |
| 0000 | 883B38 | MOV W8, NVMKEY |
| 0000 | 200AA9 | MOV #0xAA, W9 |
| 0000 | 883B39 | MOV W9, NVMKEY |
| Step 4: Initiate the erase cycle. | | |
| 0000 | A8E761 | BSET NVMCON, #15 |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| — | — | Externally time 'P13a' ms (see Section 13.0 “AC/DC Characteristics and Timing Requirements”) |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| 0000 | A9E761 | BCLR NVMCON, #15 |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| Step 5: Initialize the TBLPAG and the write pointer (W7). | | |
| 0000 | 200800 | MOV #0x80, W0 |
| 0000 | 880190 | MOV W0, TBLPAG |
| 0000 | EB0380 | CLR W7 |
| 0000 | 000000 | NOP |
| 0000 | 000000 | NOP |
| Step 6: Initialize the NVMCON to program 32 instruction words. | | |
| 0000 | 24001A | MOV #0x4001, W10 |
| 0000 | 883B0A | MOV W10, NVMCON |
| Step 7: Load W0:W5 with the next 4 words of packed programming executive code and initialize W6 for programming. Programming starts from the base of executive memory (0x800000) using W6 as a read pointer and W7 as a write pointer. | | |
| 0000 | 2<LSW0>0 | MOV #<LSW0>, W0 |
| 0000 | 2<MSB1:MSB0>1 | MOV #<MSB1:MSB0>, W1 |
| 0000 | 2<LSW1>2 | MOV #<LSW1>, W2 |
| 0000 | 2<LSW2>3 | MOV #<LSW2>, W3 |
| 0000 | 2<MSB3:MSB2>4 | MOV #<MSB3:MSB2>, W4 |
| 0000 | 2<LSW3>5 | MOV #<LSW3>, W5 |

dsPIC30F Flash Programming Specification

TABLE 13-1: AC/DC CHARACTERISTICS (CONTINUED)

| AC/DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended | | | |
|-----------------------|-------|---|---|-----|-------|--------------------|
| Param. No. | Sym | Characteristic | Min | Max | Units | Conditions |
| P9b | TDLY5 | Delay between PGD ↓ by programming executive to PGD released by programming executive | 15 | — | μs | — |
| P10 | TDLY6 | Delay between PGD released by programming executive to first PGC ↑ of response | 5 | — | μs | — |
| P11 | TDLY7 | Delay between clocking out response words | 10 | — | μs | — |
| P12a | TPROG | Row Programming cycle time | 1 | 4 | ms | ICSP mode |
| P12b | TPROG | Row Programming cycle time | 0.8 | 2.6 | ms | Enhanced ICSP mode |
| P13a | TERA | Bulk/Row Erase cycle time | 1 | 4 | ms | ICSP mode |
| P13b | TERA | Bulk/Row Erase cycle time | 0.8 | 2.6 | ms | Enhanced ICSP mode |

dsPIC30F Flash Programming Specification

APPENDIX A: DEVICE-SPECIFIC INFORMATION

A.1 Checksum Computation

The checksum computation is described in [Section 6.8 “Checksum Computation”](#). [Table A-1](#) shows how this 16-bit computation can be made for each dsPIC30F device. Computations for read code protection are shown both enabled and disabled. The checksum values assume that the Configuration registers are also erased. However, when code protection is enabled, the value of the FGS register is assumed to be 0x5.

A.2 dsPIC30F5011 and dsPIC30F5013

A.2.1 ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 before the device is chip erased. The steps to perform this action are shown in [Table 11-4](#).

A.2.2 ENHANCED ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 using the `PROGC` command before the `ERASEB` command is used to erase the chip.

TABLE A-1: CHECKSUM COMPUTATION

| Device | Read Code Protection | Checksum Computation | Erased Value | Value with 0xAAAAAA at 0x0 and Last Code Address |
|--------------|----------------------|----------------------|--------------|--|
| dsPIC30F2010 | Disabled | CFGB+SUM(0:001FFF) | 0xD406 | 0xD208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F2011 | Disabled | CFGB+SUM(0:001FFF) | 0xD406 | 0xD208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F2012 | Disabled | CFGB+SUM(0:001FFF) | 0xD406 | 0xD208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F3010 | Disabled | CFGB+SUM(0:003FFF) | 0xA406 | 0xA208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F3011 | Disabled | CFGB+SUM(0:003FFF) | 0xA406 | 0xA208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F3012 | Disabled | CFGB+SUM(0:003FFF) | 0xA406 | 0xA208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F3013 | Disabled | CFGB+SUM(0:003FFF) | 0xA406 | 0xA208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F3014 | Disabled | CFGB+SUM(0:003FFF) | 0xA406 | 0xA208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F4011 | Disabled | CFGB+SUM(0:007FFF) | 0x4406 | 0x4208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F4012 | Disabled | CFGB+SUM(0:007FFF) | 0x4406 | 0x4208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F4013 | Disabled | CFGB+SUM(0:007FFF) | 0x4406 | 0x4208 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F5011 | Disabled | CFGB+SUM(0:00AFFF) | 0xFC06 | 0xFA08 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F5013 | Disabled | CFGB+SUM(0:00AFFF) | 0xFC06 | 0xFA08 |
| | Enabled | CFGB | 0x0404 | 0x0404 |
| dsPIC30F5015 | Disabled | CFGB+SUM(0:00AFFF) | 0xFC06 | 0xFA08 |
| | Enabled | CFGB | 0x0404 | 0x0404 |

Item Description:

SUM(a:b) = Byte sum of locations a to b inclusive (all 3 bytes of code memory)

CFGB = **Configuration Block (masked)** = Byte sum of ((FOSC&0xC10F) + (FWDTC&0x803F) + (FBORPOR&0x87B3) + (FBS&0x310F) + (FSS&0x330F) + (FGS&0x0007) + (FICD&0xC003))

dsPIC30F Flash Programming Specification

NOTES: