

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	30
Program Memory Size	24KB (8K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f3014t-20i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 5.0 DEVICE PROGRAMMING

# 5.1 Overview of the Programming Process

Once the programming executive has been verified in memory (or loaded if not present), the dsPIC30F can be programmed using the command set shown in Table 5-1. A detailed description for each command is provided in Section 8.0 "Programming Executive Commands".


Command	Description
SCHECK	Sanity check
READD	Read data EEPROM, Configuration registers and device ID
READP	Read code memory
PROGD	Program one row of data EEPROM and verify
PROGP	Program one row of code memory and verify
PROGC	Program Configuration bits and verify
ERASEB	Bulk Erase, or erase by segment
ERASED	Erase data EEPROM
ERASEP	Erase code memory
QBLANK	Query if the code memory and data EEPROM are blank
QVER	Query the software version

TABLE 5-1: COMMAND SET SUMMARY

A high-level overview of the programming process is illustrated in Figure 5-1. The process begins by entering Enhanced ICSP mode. The chip is then bulk erased, which clears all memory to '1' and allows the device to be programmed. The Chip Erase is verified before programming begins. Next, the code memory, data Flash and Configuration bits are programmed. As these memories are programmed, they are each verified to ensure that programming was successful. If no errors are detected, the programming is complete and Enhanced ICSP mode is exited. If any of the verifications fail, the procedure should be repeated, starting from the Chip Erase. If Advanced Security features are enabled, then individual Segment Erase operations need to be performed, based on user selections (i.e., based on the specific needs of the user application). The specific operations that are used typically depend on the order in which various segments need to be programmed for a given application or system.

Section 5.2 "Entering Enhanced ICSP Mode" through Section 5.8 "Exiting Enhanced ICSP Mode" describe the programming process in detail.


# FIGURE 5-1: PROGRAMMING FLOW



# 5.2 Entering Enhanced ICSP Mode

The Enhanced ICSP mode is entered by holding PGC and PGD high, and then raising MCLR/VPP to VIHH (high voltage), as illustrated in Figure 5-2. In this mode, the code memory, data EEPROM and Configuration bits can be efficiently programmed using the programming executive commands that are serially transferred using PGC and PGD.

#### FIGURE 5-2: ENTERING ENHANCED ICSP™ MODE



- Note 1: The sequence that places the device into Enhanced ICSP mode places all unused I/Os in the high-impedance state.
  - 2: Before entering Enhanced ICSP mode, clock switching must be disabled using ICSP, by programming the FCKSM<1:0> bits in the FOSC Configuration register to '11' or '10'.
  - **3:** When in Enhanced ICSP mode, the SPI output pin (SDO1) will toggle while the device is being programmed.

# 5.3 Chip Erase

Before a chip can be programmed, it must be erased. The Bulk Erase command (ERASEB) is used to perform this task. Executing this command with the MS command field set to 0x3 erases all code memory, data EEPROM and code-protect Configuration bits. The Chip Erase process sets all bits in these three memory regions to '1'.

Since non-code-protect Configuration bits cannot be erased, they must be manually set to '1' using multiple PROGC commands. One PROGC command must be sent for each Configuration register (see Section 5.7 "Configuration Bits Programming").

If Advanced Security features are enabled, then individual Segment Erase operations would need to be performed, depending on which segment needs to be programmed at a given stage of system programming. The user should have the flexibility to select specific segments for programming.

Note:	The Device ID registers cannot be erased.
	These registers remain intact after a Chip
	Erase is performed.

# 5.4 Blank Check

The term "Blank Check" means to verify that the device has been successfully erased and has no programmed memory cells. A blank or erased memory cell reads as '1'. The following memories must be blank checked:

- · All implemented code memory
- · All implemented data EEPROM
- · All Configuration bits (for their default value)

The Device ID registers (0xFF0000:0xFF0002) can be ignored by the Blank Check since this region stores device information that cannot be erased. Additionally, all unimplemented memory space should be ignored from the Blank Check.

The QBLANK command is used for the Blank Check. It determines if the code memory and data EEPROM are erased by testing these memory regions. A 'BLANK' or 'NOT BLANK' response is returned. The READD command is used to read the Configuration registers. If it is determined that the device is not blank, it must be erased (see Section 5.3 "Chip Erase") before attempting to program the chip.

#### TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015

	Description
OSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSC	Oscillator Source Selection on POR 111 = Primary Oscillator 110 = Reserved 101 = Reserved 100 = Reserved 011 = Reserved 010 = Internal Low-Power RC Oscillator 001 = Internal Fast RC Oscillator (no PLL) 000 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)
DSC	Primary Oscillator Mode (when FOS<2:0> = 111b) 11xxx = Reserved (do not use) 10111 = HS/3 w/PLL 16X – HS/3 crystal oscillator with 16X PLL (10 MHz-25 MHz crystal) 10101 = HS/3 w/PLL 8X – HS/3 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10101 = HS/3 w/PLL 4X – HS/3 crystal oscillator with 4X PLL (10 MHz-25 MHz crystal) 10100 = Reserved (do not use) 10011 = HS/2 w/PLL 16X – HS/2 crystal oscillator with 16X PLL (10 MHz-25 MHz crystal) 10010 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10001 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10001 = HS/2 w/PLL 4X – HS/2 crystal oscillator with 4X PLL (10 MHz-25 MHz crystal) 10000 = Reserved (do not use) 01111 = ECIO w/PLL 16x – External clock with 16x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 16x – External clock with 8x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 4x – External clock with 4x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 4x – External clock with 4x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 8x – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 01010 = Reserved (do not use) 01011 = Reserved (do not use) 01011 = XT w/PLL 16X – XT crystal oscillator with 16X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = TRC w/PLL 4X – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 0111 = FRC w/PLL 4X – XT crystal oscillator with 8X PLL 0100 = Reserved (do not use) 00011 = FRC w/PLL 4X – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 00010 = Reserved (do not use) 00011 = FRC w/PLL 4X – Internal fast RC oscillator with 4x PLL. OSC2 pin is I/O 00010 = Reserved (do not use)

TABLE 5-7:	CONFIGUE	RATION BITS DESCRIPTION
Bit Field	Register	Description
FWPSA<1:0>		Watchdog Timer Prescaler A 11 = 1:512 10 = 1:64 01 = 1:8 00 = 1:1
FWPSB<3:0>	FWDT	Watchdog Timer Prescaler B 1111 = 1:16 1110 = 1:15 0001 = 1:2 0000 = 1:1
FWDTEN	FWDT	<ul> <li>Watchdog Enable</li> <li>1 = Watchdog enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect)</li> <li>0 = Watchdog disabled (LPRC oscillator can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
MCLREN	FBORPOR	Master Clear Enable1 = Master Clear pin (MCLR) is enabled0 = MCLR pin is disabled
PWMPIN	FBORPOR	Motor Control PWM Module Pin Mode 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as out- put pins)
HPOL	FBORPOR	Motor Control PWM Module High-Side Polarity 1 = PWM module high-side output pins have active-high output polarity 0 = PWM module high-side output pins have active-low output polarity
LPOL	FBORPOR	Motor Control PWM Module Low-Side Polarity 1 = PWM module low-side output pins have active-high output polarity 0 = PWM module low-side output pins have active-low output polarity
BOREN	FBORPOR	PBOR Enable 1 = PBOR enabled 0 = PBOR disabled
BORV<1:0>	FBORPOR	Brown-out Voltage Select 11 = 2.0V (not a valid operating selection) 10 = 2.7V 01 = 4.2V 00 = 4.5V
FPWRT<1:0>	FBORPOR	Power-on Reset Timer Value Select 11 = PWRT = 64 ms 10 = PWRT = 16 ms 01 = PWRT = 4 ms 00 = Power-up Timer disabled
RBS<1:0>	FBS	Boot Segment Data RAM Code Protection (only present in dsPIC30F5011/5013/ 6010A/6011A/6012A/6013A/6014A/6015) 11 = No Data RAM is reserved for Boot Segment 10 = Small-sized Boot RAM [128 bytes of RAM are reserved for Boot Segment] 01 = Medium-sized Boot RAM [256 bytes of RAM are reserved for Boot Segment] 00 = Large-sized Boot RAM [512 bytes of RAM are reserved for Boot Segment in dsPIC30F5011/5013, and 1024 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]

# TABLE 5-7: CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
EBS	FBS	Boot Segment Data EEPROM Code Protection (only present in dsPIC30F5011/ 5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = No Data EEPROM is reserved for Boot Segment 0 = 128 bytes of Data EEPROM are reserved for Boot Segment in dsPIC30F5011/ 5013, and 256 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015
BSS<2:0>	FBS	Boot Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)         111 = No Boot Segment         110 = Standard security; Small-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF]         101 = Standard security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         100 = Standard security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         100 = Standard security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x001FF]         011 = No Boot Segment         010 = High security; Small-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF]         011 = High security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF]         001 = High security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         001 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         000 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         000 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]
BWRP	FBS	Boot Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = Boot Segment program memory is not write-protected 0 = Boot Segment program memory is write-protected
RSS<1:0>	FSS	Secure Segment Data RAM Code Protection (only present in dsPIC30F5011/         5013/6010A/6011A/6012A/6013A/6014A/6015)         11 = No Data RAM is reserved for Secure Segment         10 = Small-sized Secure RAM         [(256 - N) bytes of RAM are reserved for Secure Segment]         01 = Medium-sized Secure RAM         [(768 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/         5013, and (2048 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/         6015]         00 = Large-sized Secure RAM         [(1024 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/         5013, and (4096 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/         6015]         where N = Number of bytes of RAM reserved for Boot Sector.
ESS<1:0>	FSS	<ul> <li>Secure Segment Data EEPROM Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)</li> <li>11 = No Data EEPROM is reserved for Secure Segment</li> <li>10 = Small-sized Secure Data EEPROM <ul> <li>[(128 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, and (256 – N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]</li> </ul> </li> <li>01 = Medium-sized Secure Data EEPROM <ul> <li>[(256 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, and (512 – N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]</li> </ul> </li> <li>01 = Large-sized Secure Data EEPROM <ul> <li>[(512 – N) bytes of Data EEPROM</li> <li>[(512 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, (1024 – N) bytes in dsPIC30F6011A/6013A, and (2048 – N) bytes in dsPIC30F6010A/6012A/6014A/6015]</li> </ul> </li> </ul>

# TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

## TABLE 5-10: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013 AND dsPIC30F5015/5016)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSN	1<1:0>	—	—			FOS<2:0>		—	_	_		FPR<4:0>			
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>	FWPSB<3:0>			
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	BOREN	_	BORV	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	_	_	Reser	ved <sup>(2)</sup>	_	_	_	Reserved <sup>(2)</sup>	_	_	_	_		Reserved <sup>(2)</sup>		
0xF80008	FSS	_	_	Reser	ved <sup>(2)</sup>	_	_	Rese	erved <sup>(2)</sup>	_	_	_	_	Reserved <sup>(2)</sup>			
0xF8000A	FGS	—	_	_	_	-	_	_	_	—	—	_	—	_	Reserved <sup>(3)</sup>	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	—	—	_	—	_	—	—	_	_	_	_	—	ICS<	<1:0>

1: On the 2011, 2012, 3012, 3013, 3014 and 4013, these bits are reserved (read as '1' and must be programmed as '1'). 2: Reserved bits read as '1' and must be programmed as '1'. Note

3: The FGS<2> bit is a read-only copy of the GCP bit (FGS<1>).

#### TABLE 5-11: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSN	l<1:0>	—	-	- FOS<2:0> — —		_	– FPR<4:0>								
0xF80002	FWDT	FWDTEN	—	_	_	_	_	_	_	_	_	FWPS	A<1:0>	FWPSB<3:0>			
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	BOREN	_	BORV	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	—	_	RBS	<1:0>	_	—	_	EBS	—	_	_	—		BSS<2:0>		BWRP
0xF80008	FSS	_	_	RSS	<1:0>	-	_	ESS	s<1:0>	—	_	—	_	SSS<2:0>		SWRP	
0xF8000A	FGS	_	_	_	_	_	_	_	_	—	_	_	—	_	GSS<	:1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	—	_		—			_	_	_	_	_	_	ICS<	<1:0>

Note 1: On the 6011A, 6012A, 6013A and 6014A, these bits are reserved (read as '1' and must be programmed as '1').

#### 8.5.9 ERASEP COMMAND

15	12	11	8	7	0
Opcode				Length	
Num_Rows				Addr_MSB	
Addr_LS					

Field	Description
Opcode	0x9
Length	0x3
Num_Rows	Number of rows to erase
Addr_MSB	MSB of 24-bit base address
Addr_LS	LS 16 bits of 24-bit base address

The ERASEP command erases the specified number of rows of code memory from the specified base address. The specified base address must be a multiple of 0x40.

Once the erase is performed, all targeted words of code memory contain 0xFFFFF.

#### Expected Response (2 words):

0x1900 0x0002

> Note: The ERASEP command cannot be used to erase the Configuration registers or device ID. Code-protect Configuration registers can only be erased with the ERASEB command, while the device ID is read-only.

### 8.5.10 QBLANK COMMAND

15 12	11 0
Opcode	Length
	PSize
Reserved	DSize

Field	Description
Opcode	0xA
Length	0x3
PSize	Length of program memory to check (in 24-bit words), max of 49152
Reserved	0x0
DSize	Length of data memory to check (in 16-bit words), max of 2048

The QBLANK command queries the programming executive to determine if the contents of code memory and data EEPROM are blank (contains all '1's). The size of code memory and data EEPROM to check must be specified in the command.

The Blank Check for code memory begins at 0x0 and advances toward larger addresses for the specified number of instruction words. The Blank Check for data EEPROM begins at 0x7FFFFE and advances toward smaller addresses for the specified number of data words.

QBLANK returns a QE\_Code of 0xF0 if the specified code memory and data EEPROM are blank. Otherwise, QBLANK returns a QE\_Code of 0x0F.

# Expected Response (2 words for blank device): 0x1AF0

0x0002

Expected Response (2 words for non-blank device): 0x1A0F 0x0002


Note: The QBLANK command does not check the system Configuration registers. The READD command must be used to determine the state of the Configuration registers.

## 11.3 Entering ICSP Mode

The ICSP mode is entered by holding PGC and PGD low, raising  $\overline{\text{MCLR}/\text{VPP}}$  to VIHH (high voltage), and then performing additional steps as illustrated in Figure 11-4.

- Note 1: The sequence that places the device into ICSP mode places all unused I/O pins to the high-impedance state.
  - **2:** Once ICSP mode is entered, the PC is set to 0x0 (the Reset vector).
  - 3: Before leaving the Reset vector, execute two GOTO instructions, followed by a single NOP instruction must be executed.

FIGURE 11-4: ENTERING ICSP™ MODE



## 11.4 Flash Memory Programming in ICSP Mode

Programming in ICSP mode is described in Section 11.4.1 "Programming Operations" through Section 11.4.3 "Starting and Stopping a Programming Cycle". Step-by-step procedures are described in Section 11.5 "Erasing Program Memory in Normal-Voltage Systems" through Section 11.13 "Reading the Application ID Word". All programming operations must use serial execution, as described in Section 11.2 "ICSP Operation".

#### 11.4.1 PROGRAMMING OPERATIONS

Flash memory write and erase operations are controlled by the NVMCON register. Programming is performed by setting NVMCON to select the type of erase operation (Table 11-2) or write operation (Table 11-3), writing a key sequence to enable the programming and initiating the programming by setting the WR control bit, NVMCON<15>.

In ICSP mode, all programming operations are externally timed. An external 2 ms delay must be used between setting the WR control bit and clearing the WR control bit to complete the programming operation.

#### TABLE 11-2: NVMCON ERASE OPERATIONS

NVMCON Value	Erase Operation
0x407F	Erase all code memory, data memory (does not erase UNIT ID).
0x4075	Erase 1 row (16 words) of data EEPROM.
0x4074	Erase 1 word of data EEPROM.
0x4072	Erase all executive memory.
0x4071	Erase 1 row (32 instruction words) from 1 panel of code memory.
0x406E	Erase Boot Secure and General Segments, then erase FBS, FSS and FGS configuration registers.
0x4066	Erase all Data EEPROM allocated to Boot Segment.
0x405E	Erase Secure and General Segments, then erase FSS and FGS configuration registers.
0x4056	Erase all Data EEPROM allocated to Secure Segment.
0x404E	Erase General Segment, then erase FGS configuration register.
0x4046	Erase all Data EEPROM allocated to General Segment.

# TABLE 11-3: NVMCON WRITE OPERATIONS

NVMCON Value	Write Operation
0x4008	Write 1 word to configuration
	memory.
0x4005	Write 1 row (16 words) to data memory.
0x4004	Write 1 word to data memory.
0x4001	Write 1 row (32 instruction words) into 1 panel of program memory.

#### 11.4.2 UNLOCKING NVMCON FOR PROGRAMMING

Writes to the WR bit (NVMCON<15>) are locked to prevent accidental programming from taking place. Writing a key sequence to the NVMKEY register unlocks the WR bit and allows it to be written to. The unlock sequence is performed as follows:

MOV MOV	#0x55, W8 W8, NVMKEY
MOV	#0xAA, W9
MOV	W9, NVMKEY
Note:	Any working register, or working register pair, can be used to write the unlock sequence.

### 11.4.3 STARTING AND STOPPING A PROGRAMMING CYCLE

Once the unlock key sequence has been written to the NVMKEY register, the WR bit (NVMCON<15>) is used to start and stop an erase or write cycle. Setting the WR bit initiates the programming cycle. Clearing the WR bit terminates the programming cycle.

All erase and write cycles must be externally timed. An external delay must be used between setting and clearing the WR bit. Starting and stopping a programming cycle is performed as follows:

BSET	NVMCON,	#WR
<wait< td=""><td>2 ms&gt;</td><td></td></wait<>	2 ms>	
BCLR	NVMCON,	#WR

# 11.5 Erasing Program Memory in Normal-Voltage Systems

The procedure for erasing program memory (all code memory, data memory, executive memory and codeprotect bits) consists of setting NVMCON to 0x407F, unlocking NVMCON for erasing and then executing the programming cycle. This method of bulk erasing program memory only works for systems where VDD is between 4.5 volts and 5.5 volts. The method for erasing program memory for systems with a lower VDD (3.0 volts-4.5 volts) is described in Section 6.1 "Erasing Memory". Table 11-4 shows the ICSP programming process for bulk-erasing program memory. This process includes the ICSP command code, which must be transmitted (for each instruction) to the Least Significant bit first using the PGC and PGD pins (see Figure 11-2).

If an individual Segment Erase operation is required, the NVMCON value must be replaced by the value for the corresponding Segment Erase operation.

Note:	Program memory must be erased before
	writing any data to program memory.

# TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY<br/>(ONLY IN NORMAL-VOLTAGE SYSTEMS)

08A 80A	GOTO 0x100 GOTO 0x100 NOP the FBS Configuration register. <sup>(1)</sup> MOV #0x4008, W10 MOV W10, NVMCON
00 000 DN to program 08A 00A <b>TBLPAG and</b>	GOTO 0×100 NOP the FBS Configuration register. <sup>(1)</sup> MOV #0×4008, W10
DN to program	NOP the FBS Configuration register. <sup>(1)</sup> MOV #0x4008, W10
DN to program	the FBS Configuration register. <sup>(1)</sup>
BA BOA CHANNE TBLPAG and	MOV #0x4008, W10
BOA TBLPAG and	
e TBLPAG and	MOV W10, NVMCON
'80	write pointer (W7) for TBLWT instruction for Configuration register. <sup>(1)</sup>
	MOV #0xF8, W0
.90	MOV W0, TBLPAG
67	MOV #0x6, W7
onfiguration Re	egister data to W6. <sup>(1)</sup>
300	CLR W6
000	NOP
onfiguration Re	egister write latch. Advance W7 to point to next Configuration register. <sup>(1)</sup>
386	TBLWTL W6, [W7++]
NVMCON for p	programming the Configuration register. <sup>(1)</sup>
58	MOV #0x55, W8
A9	MOV #0xAA, W9
338	MOV W8, NVMKEY
339	MOV W9, NVMKEY
orogramming c	ycle. <sup>(1)</sup>
61	BSET NVMCON, #WR
000	NOP
000	NOP
	Externally time 2 ms
000	NOP
000	NOP
61	BCLR NVMCON, #WR
000	NOP
000	NOP
os 5-7 one time	e to program 0x0000 to RESERVED2 Configuration register. <sup>(1)</sup>
VICON to erase	e all Program Memory.
'FA	MOV #0x407F, W10
30A	MOV W10, NVMCON
O OS M	5-7 one time CON to erase

**Note 1:** Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

# TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY<br/>(ONLY IN NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 11: Initia	te the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
-	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP

**Note 1:** Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

# TABLE 11-5:SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY<br/>(EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	I Data (Hexadecimal)	Description
		stored in NVMADRU:NVMADR. When W6 rolls over to 0x0, NVMADRU must be
incr	emented.	
0000	430307	ADD W6, W7, W6
0000	AF0042	BTSC SR, #C
0000	EC2764	INC NVMADRU
0000	883B16	MOV W6, NVMADR
Step 7: Res	et device internal PO	). 
0000	040100	GOTO 0x100
0000	000000	NOP
Step 8: Rep	eat Steps 3-7 until a	Il rows of code memory are erased.
Step 9: Initia	alize NVMADR and	NVMADRU to erase executive memory and initialize W7 for row address updates.
	EB0300	CLR W6
0000	883B16	MOV W6, NVMADR
0000	200807	MOV #0x80, W7
0000	883B27	MOV W7, NVMADRU
0000	200407	MOV #0x40, W7
<b>Step 10:</b> Se	et NVMCON to erase	1 row of executive memory.
0000	24071A	MOV #0x4071, W10
0000	883B0A	MOV W10, NVMCON
Step 11: Un	lock the NVMCON t	o erase 1 row of executive memory.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 12: Ini	tiate the erase cycle	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_		Eutompolity time VD12o/ me (coo Section 13.0 "AC/DC Characteristics and
	_	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and
0000	_	Timing Requirements")
	000000	Timing Requirements")
0000	000000	Timing Requirements") NOP NOP
0000 0000		Timing Requirements")
0000 0000 0000	000000 A9E761	Timing Requirements") NOP NOP BCLR NVMCON, #WR
0000 0000 0000 0000 <b>Step 13: U</b> p	000000 A9E761 000000 000000	Timing Requirements") NOP NOP BCLR NVMCON, #WR NOP
0000 0000 0000 0000 Step 13: Up	000000 A9E761 000000 000000 odate the row addres	Timing Requirements") NOP NOP BCLR NVMCON, #WR NOP NOP Se stored in NVMADR.
0000 0000 0000 0000 Step 13: Up	000000 A9E761 000000 000000	Timing Requirements") NOP NOP BCLR NVMCON, #WR NOP NOP
0000 0000 0000 0000 Step 13: Up 0000 0000	000000 A9E761 000000 odate the row addres 430307 883B16	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         Stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR
0000 0000 0000 Step 13: Up 0000 0000 Step 14: Re	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         SS stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.
0000 0000 0000 0000 Step 13: Up 0000 0000 Step 14: Re	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         Ses stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100
2000 2000 2000 2000 2000 2000 2000 200	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100 00000	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         SS stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP
2000 2000 Step 13: Up 2000 Step 14: Re 2000 Step 15: Re	000000 A9E761 000000 odate the row address 430307 883B16 eset device internal F 040100 000000 epeat Steps 10-14 ur	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         NOP         SS stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         ntil all 24 rows of executive memory are erased.
2000 2000 Step 13: Up 2000 Step 14: Re 2000 Step 15: Re Step 16: Ini	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100 00000 epeat Steps 10-14 ur tialize NVMADR and	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         SS stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         ntil all 24 rows of executive memory are erased.         NVMADRU to erase data memory and initialize W7 for row address updates.
2000 2000 2000 2000 2000 2000 2000 200	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100 000000 epeat Steps 10-14 ur tialize NVMADR and 2xxxx6	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         NOP         St stored in NVMADR.         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         ntil all 24 rows of executive memory are erased.         INVMADRU to erase data memory and initialize W7 for row address updates.         MOV       # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">, W6</lower>
0000 0000 <b>Step 13: Up</b> 0000 <b>Step 14: Re</b> 0000 <b>Step 15: Re</b> <b>Step 16: Ini</b> 0000 0000	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100 000000 epeat Steps 10-14 ur tialize NVMADR and 2xxxx6 883B16	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         NOP         NOP         State         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         NOP         NOP         ADL         WVMADRU         OC.         GOTO 0x100         NOP         NOP         MOV         # VVMADRU to erase data memory and initialize W7 for row address updates.         MOV       # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">, W6         MOV       W6, NVMADR</lower>
0000 0000 <b>Step 13: Up</b> 0000 <b>Step 14: Re</b> 0000 <b>Step 15: Re</b> <b>Step 16: Ini</b> 0000 0000 0000	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100 000000 epeat Steps 10-14 ur tialize NVMADR and 2XXXX6 883B16 2007F6	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         State         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         NOP         thil all 24 rows of executive memory are erased.         INVMADRU to erase data memory and initialize W7 for row address updates.         MOV       # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">, W6         MOV       #0x7F, W6</lower>
0000 0000 Step 13: Up 0000 Step 14: Re 0000 Step 15: Re	000000 A9E761 000000 odate the row addres 430307 883B16 eset device internal F 040100 000000 epeat Steps 10-14 ur tialize NVMADR and 2xxxx6 883B16	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         NOP         NOP         State         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         NOP         NOP         ADL         WVMADRU         OC.         GOTO 0x100         NOP         NOP         MOV         # VVMADRU to erase data memory and initialize W7 for row address updates.         MOV       # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">, W6         MOV       W6, NVMADR</lower>
0000 0000 <b>Step 13: Up</b> 0000 <b>Step 14: Re</b> 0000 <b>Step 15: Re</b> <b>Step 16: Ini</b> 0000 0000 0000 0000 0000 0000 0000	000000 A9E761 000000 odate the row address 430307 883B16 eset device internal F 040100 00000 epeat Steps 10-14 ur tialize NVMADR and 2XXXX6 83B16 2007F6 883B16 200207	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         NOP         NOP         NOP         NOP         NOP         NOP         NOP         NOP         State         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         NOP         NOP         ADL         MOV         WS         MOV         MOV         WOV         MOV         WOV         MOV         WOV         MOV         MOV      <
0000 0000 <b>Step 13: Up</b> 0000 <b>Step 14: Re</b> 0000 <b>Step 15: Re</b> <b>Step 16: Ini</b> 0000 0000 0000 0000 0000 0000 0000	000000 A9E761 000000 odate the row address 430307 883B16 eset device internal F 040100 00000 epeat Steps 10-14 ur tialize NVMADR and 2XXXX6 83B16 2007F6 883B16 200207	Timing Requirements")         NOP         NOP         BCLR NVMCON, #WR         NOP         State         ADD       W6, W7, W6         MOV       W6, NVMADR         PC.         GOTO 0x100         NOP         NOP         thil all 24 rows of executive memory are erased.         INVMADRU to erase data memory and initialize W7 for row address updates.         MOV       # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">, W6         MOV       #0x7F, W6         MOV       #0x7F, W6         MOV       W6, NVMADR</lower>

# TABLE 11-7:SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION<br/>REGISTERS (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 6: Write	the Configuration re	gister data to the write latch and increment the write pointer.
0000	BB1B96	TBLWTL W6, [W7++]
0000	000000	NOP
0000	000000	NOP
Step 7: Unloc	ck the NVMCON for	programming.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 8: Initiat	te the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	-	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 9: Rese	t device internal PC.	
0000	040100	GOTO 0x100
0000	000000	NOP
Step 10: Rep	eat steps 3-9 until al	I 7 Configuration registers are cleared.

# 11.9 Writing Data EEPROM

The procedure for writing data EEPROM is very similar to the procedure for writing code memory, except that fewer words are programmed in each operation. When writing data EEPROM, one row of data EEPROM is programmed at a time. Each row consists of sixteen 16-bit data words. Since fewer words are programmed during each operation, only working registers W0:W3 are used as temporary holding registers for the data to be programmed.

Table 11-9 shows the ICSP programming details for writing data EEPROM. Note that a different NVMCON value is required to write to data EEPROM, and that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data EEPROM).

	OFRIAL INOTRUCTION EVECUTION FOR WRITING RATA FERROM
TABLE 11-9:	SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM

Command (Binary)	Data (Hexadecimal)	Description		
Step 1: Exit the Reset vector.				
0000	040100	GOTO 0x100		
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 2: Set the	Step 2: Set the NVMCON to write 16 data words.			
0000	24005A	MOV #0x4005, W10		
0000	883B0A	MOV W10, NVMCON		
Step 3: Initializ	ze the write pointer	W7) for TBLWT instruction.		
0000	2007F0	MOV #0x7F, WO		
0000	880190	MOV W0, TBLPAG		
0000	2xxxx7	MOV # <destinationaddress15:0>, W7</destinationaddress15:0>		
Step 4: Load \	W0:W3 with the nex	4 data words to program.		
0000	2xxxx0	MOV # <wordo>, WO</wordo>		
0000	2xxxx1	MOV # <word1>, W1</word1>		
0000	2xxxx2	MOV # <word2>, W2</word2>		
0000	2xxxx3	MOV # <word3>, W3</word3>		
Step 5: Set the	Step 5: Set the read pointer (W6) and load the (next set of) write latches.			
0000	EB0300	CLR W6		
0000	000000	NOP		
0000	BB1BB6	TBLWTL [W6++], [W7++]		
0000	000000	NOP		
0000	000000	NOP		
0000	BB1BB6	TBLWTL [W6++], [W7++]		
0000	000000	NOP		
0000	000000	NOP		
0000	BB1BB6	TBLWTL [W6++], [W7++]		
0000	000000	NOP		
0000	000000	NOP		
0000	BB1BB6	TBLWTL [W6++], [W7++]		
0000	000000	NOP		
0000	000000	NOP		
Step 6: Repea	Step 6: Repeat steps 4-5 four times to load the write latches for 16 data words.			

# 11.10 Reading Code Memory

Reading from code memory is performed by executing a series of TBLRD instructions and clocking out the data using the REGOUT command. To ensure efficient execution and facilitate verification on the programmer, four instruction words are read from the device at a time.

Table 11-10 shows the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the 24-bit starting source address for reading is loaded into the TBLPAG and W6 registers. The upper byte of the starting source address is stored to TBLPAG, while the lower 16 bits of the source address are stored to W6.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 11-5). In Step 3, the write pointer W7 is initialized, and four instruction words are read from code memory and stored to working registers W0:W5. In Step 4, the four instruction words are clocked out of the device from the VISI register using the REGOUT command. In Step 5, the internal PC is reset to 0x100, as a precautionary measure, to prevent the PC from incrementing into unimplemented memory when large devices are being read. Lastly, in Step 6, Steps 3-5 are repeated until the desired amount of code memory is read.

Command (Binary)	Data (Hexadecimal)		Description				
Step 1: Exit th	Step 1: Exit the Reset vector.						
0000	040100	GOTO 0x100					
0000	040100	GOTO 0x100					
0000	000000	NOP					
Step 2: Initiali	Step 2: Initialize TBLPAG and the read pointer (W6) for TBLRD instruction.						
0000	200xx0	MOV	# <sourceaddress23:16>, W0</sourceaddress23:16>				
0000	880190	MOV	WO, TBLPAG				
0000	2xxxx6	MOV	<pre>#<sourceaddress15:0>, W6</sourceaddress15:0></pre>				
Step 3: Initiali	ze the write point	er (W7) and s	tore the next four locations of code memory to W0:W5.				
0000	EB0380	CLR	W7				
0000	000000	NOP					
0000	BA1B96	TBLRDL	[W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBB6	TBLRDH.B	[W6++], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBD6	TBLRDH.B	[++W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BA1BB6	TBLRDL	[W6++], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BA1B96	TBLRDL	[W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBB6	TBLRDH.B	[W6++], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBD6	TBLRDH.B	[++W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BA0BB6	TBLRDL	[W6++], [W7]				
0000	000000	NOP					
0000	000000	NOP					

Command (Binary)	Data (Hexadecimal)	Description				
Step 4: Output	Step 4: Output W0:W5 using the VISI register and REGOUT command.					
0000	883C20	MOV W0, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C21	MOV W1, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C22	MOV W2, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C23	MOV W3, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C24	MOV W4, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
0000	883C25	MOV W5, VISI				
0000	000000	NOP				
0001	<visi></visi>	Clock out contents of VISI register				
0000	000000	NOP				
Step 5: Reset the device internal PC.						
0000	040100	GOTO 0x100				
0000	000000	NOP				
Step 6: Repeat steps 3-5 until all desired code memory is read.						

# TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

# 11.11 Reading Configuration Memory

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Since there are seven Configuration registers, they are read one register at a time. Table 11-11 shows the ICSP programming details for reading all of the configuration memory. Note that the TBLPAG register is hard-coded to 0xF8 (the upper byte address of configuration memory), and the read pointer W6 is initialized to 0x0000.

# TABLE 11-11: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

Step 1: Exit the Reset vector.           0000         040100         GOTO 0x100           0000         040100         GOTO 0x100           0000         00000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         200F80         MOV         #0xF8, W0           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP         NOP           0000         000000         NOP         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP         NOP           0000         000000         NOP         NOP           0000         Step 4: Output the VISI register using the REGOUT command.         NOP           0001 <visi>         Clock out contents of VISI register           0001         Step 5: Reset device internal PC.         VISI     <th>Command (Binary)</th><th>Data (Hexadecimal)</th><th>Description</th></visi>	Command (Binary)	Data (Hexadecimal)	Description				
0000         040100         GOTO 0x100           Step 2: Initializ         TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MoV         #0xF8, W0           0000         B80190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         B0080         CLR         W7           0000         D00000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL         [W6++], [W7]           0000         D00000         NOP         MOV         W0, VISI           0000         BA0BB6         TBLRDL         [W6++], [W7]           0000         D00000         NOP         MOV         W0, VISI           0000         Ba3220         MOV         W0, VISI         MOV           Step 4: Output the VISI register using the REGOUT command.           0001         Clock out contents of VISI register           0000         NOP           Step 5: Reset device intermal P	Step 1: Exit th	Step 1: Exit the Reset vector.					
0000         00000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         V           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           Output the VISI register using the REGOUT command.           Output the VISI register internal PC.           Step 5: Reset device internal PC.	0000	040100	GOTO 0x100				
Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP         V           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP           0000         000000         NOP           0000         000000         NOP           0000         883c20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         00000         NOP           Step 5: Reset device internal PC.</visi>							
0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         D00000         NOP         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001 <visi command.<="" register="" regout="" td="" the="" using="">           0001         <visi>         Clock out contents of VISI register           0000         NOP         NOP           Step 5: Reset device internal PC.         VISI &gt;</visi></visi>							
0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         883C20         MOV W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.         Clock out contents of VISI register           0001 <visi>         Clock out contents of VISI register           0000         00000         NOP</visi>	Step 2: Initiali	ze TBLPAG, and	the read pointer (W6) and the write pointer (W7) for TBLRD instruction.				
0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         CVISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.         VISI register</visi>	0000	200F80	MOV #0xF8, WO				
0000 0000         EB 0380 00000         CLR NOP         W7 NOP           Step 3: Read         Configuration         register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         CVISI         Clock out contents of VISI register           0001         CVISI>         Clock out contents of VISI register           0001         Step 5: Reset texter internal PC	0000	880190	MOV W0, TBLPAG				
0000         00000         NoP           Step 3: Read UCONFiguration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NoP           0000         000000         NoP           0000         883C20         MoV         W0, VISI           0000         000000         NoP           Step 4: Output: the VISI register using the REGOUT command.           0001            0001 <visi>         Clock out contents of VISI register           NoP           Step 5: Reset device internal PC.</visi>	0000	EB0300	CLR W6				
Step 3: Read UP Configuration           Get Configuration           0000         BA0BB6         TBLRDL         [W6++],         [W7]           0000         000000         NOP	0000	EB0380	CLR W7				
0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         000000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.         0001           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	0000	000000	NOP				
0000         00000         NOP           0000         00000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register         using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).						
0000         00000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         NOP         NOP</visi>	0000	BA0BB6	TBLRDL [W6++], [W7]				
0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.</visi>	0000	000000	NOP				
0000         NOP           Step 4: Output the VISI register         using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	0000		NOP				
Step 4: Output the VISI register using the REGOUT command.         0001 <visi>       Clock out contents of VISI register         0000       000000       NOP         Step 5: Reset device internal PC.</visi>			MOV W0, VISI				
0001 <visi>       Clock out contents of VISI register         0000       000000       NOP         Step 5: Reset device internal PC.</visi>	0000	000000	NOP				
0000         00000         NOP           Step 5: Reset device internal PC.         Image: Control of the state	Step 4: Output the VISI register using the REGOUT command.						
Step 5: Reset device internal PC.	0001	<visi></visi>	Clock out contents of VISI register				
	0000	000000	NOP				
	Step 5: Reset device internal PC.						
0000 040100 GOTO 0x100	0000	040100	GOTO 0x100				
0000 000000 NOP	0000	000000	NOP				
Step 6: Repeat steps 3-5 six times to read all of configuration memory.							

# APPENDIX B: HEX FILE FORMAT

Flash programmers process the standard HEX format used by the Microchip development tools. The format supported is the Intel<sup>®</sup> HEX 32 Format (INHX32). Please refer to Appendix A in the "*MPASM User's Guide*" (DS33014) for more information about hex file formats.

The basic format of the hex file is:

#### :ВВААААТТНННН...ННННСС

Each data record begins with a 9-character prefix and always ends with a 2-character checksum. All records begin with ':' regardless of the format. The individual elements are described below.

- BB is a two-digit hexadecimal byte count representing the number of data bytes that appear on the line. Divide this number by two to get the number of words per line.
- AAAA is a four-digit hexadecimal address representing the starting address of the data record. Format is high byte first followed by low byte. The address is doubled because this format only supports 8-bits. Divide the value by two to find the real device address.
- TT is a two-digit record type that will be '00' for data records, '01' for end-of-file records and '04' for extended-address record.
- HHHH is a four-digit hexadecimal data word. Format is low byte followed by high byte. There will be BB/2 data words following TT.
- CC is a two-digit hexadecimal checksum that is the two's complement of the sum of all the preceding bytes in the line record.

Because the Intel hex file format is byte-oriented, and the 16-bit program counter is not, program memory sections require special treatment. Each 24-bit program word is extended to 32 bits by inserting a socalled "phantom byte". Each program memory address is multiplied by 2 to yield a byte address.

As an example, a section that is located at 0x100 in program memory will be represented in the hex file as 0x200.

The hex file will be produced with the following contents:

:020000040000fa

:040200003322110096

:0000001FF

Notice that the data record (line 2) has a load address of 0200, while the source code specified address 0x100. Note also that the data is represented in "littleendian" format, meaning the Least Significant Byte (LSB) appears first. The phantom byte appears last, just before the checksum.

# APPENDIX C: REVISION HISTORY

Note: Revision histories were not recorded for revisions A through H. The previous revision (J), was published in August 2007.

## **Revision K (November 2010)**

This version of the document includes the following updates:

- Added Note three to Section 5.2 "Entering Enhanced ICSP Mode"
- Updated the first paragraph of Section 10.0 "Device ID"
- Updated Table 10-1: Device IDs
- Removed the VARIANT bit and updated the bit definition for the DEVID register in Table 10-2: dsPIC30F Device ID Registers
- Removed the VARIANT bit and updated the bit field definition and description for the DEVID register in Table 10-3: Device ID Bits Description
- Updated Note 3 in Section 11.3 "Entering ICSP Mode"
- Updated Step 11 in Table 11-4: Serial Instruction Execution for BUIk Erasing Program Memory (Only in Normal-voltage Systems)
- Updated Steps 5, 12 and 19 in Table 11-5: Serial Instruction Execution for Erasing Program Memory (Either in Low-voltage or Normal-voltage Systems)
- Updated Steps 5, 6 and 8 in Table 11-7: Serial Instruction Execution for Writing Configuration Registers
- Updated Steps 6 and 8 in Table 11-8: Serial Instruction Execution for Writing Code Memory
- Updated Steps 6 and 8 in Table 11-9: Serial Instruction Execution for Writing Data EEPROM
- Updated Entering ICSP<sup>™</sup> Mode (see Figure 11-4)
- Updated Steps 4 and 11 in Table 12-1: Programming the Programming Executive
- Renamed parameters: P12 to P12a and P13 to P13a, and added parameters P12b and P13b in Table 13-1: AC/DC Characteristics



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

# ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

## EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10