

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	30
Program Memory Size	48KB (16K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f4013t-20i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 5.6.3 PROGRAMMING VERIFICATION

Once the data EEPROM is programmed, the contents of memory can be verified to ensure that the programming was successful. Verification requires the data EEPROM to be read back and compared against the copy held in the programmer's buffer. The READD command reads back the programmed data EEPROM.

Alternatively, the programmer can perform the verification once the entire device is programmed using a checksum computation, as described in **Section 6.8** "Checksum Computation".

Note: TBLRDL instructions executed within a REPEAT loop must not be used to read from Data EEPROM. Instead, it is recommended to use PSV access.

#### 5.7 Configuration Bits Programming

#### 5.7.1 OVERVIEW

The dsPIC30F has Configuration bits stored in seven 16-bit registers. These bits can be set or cleared to select various device configurations. There are two types of Configuration bits: system-operation bits and code-protect bits. The system-operation bits determine the power-on settings for system-level components such as the oscillator and Watchdog Timer. The codeprotect bits prevent program memory from being read and written.

The FOSC Configuration register has three different register descriptions, based on the device. The FOSC Configuration register description for the dsPIC30F2010 and dsPIC30F6010/6011/6012/6013/6014 devices are shown in Table 5-4.

Note: If user software performs an erase operation on the configuration fuse, it must be followed by a write operation to this fuse with the desired value, even if the desired value is the same as the state of the erased fuse.

The FOSC Configuration register description for the dsPIC30F4011/4012 and dsPIC30F5011/5013 devices is shown in Table 5-5.

The FOSC Configuration register description for all remaining devices (dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013, dsPIC30F3014/4013, dsPIC30F5015 and dsPIC30F6011A/6012A/6013A/6014A) is shown in Table 5-6. Always use the correct register descriptions for your target processor.

The FWDT, FBORPOR, FBS, FSS, FGS and FICD Configuration registers are not device-dependent. The register descriptions for these Configuration registers are shown in Table 5-7.

The Device Configuration register maps are shown in Table 5-8 through Table 5-11.

TABLE 5-4: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2010 AND dsPIC30F6010/6011/6012/6013/6014

Bit Field	Register	Description		
FCKSM<1:0>	FOSC	Clock Switching Mode  1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled  01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled  00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled		
FOS<1:0>	FOSC	Oscillator Source Selection on POR  11 = Primary Oscillator  10 = Internal Low-Power RC Oscillator  01 = Internal Fast RC Oscillator  00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)		
FPR<3:0>	FOSC	Primary Oscillator Mode  1111 = ECIO w/PLL 16X - External Clock mode with 16X PLL. OSC2 pin is I/O  1110 = ECIO w/PLL 8X - External Clock mode with 8X PLL. OSC2 pin is I/O  1101 = ECIO w/PLL 4X - External Clock mode with 4X PLL. OSC2 pin is I/O  1100 = ECIO - External Clock mode. OSC2 pin is I/O  1011 = EC - External Clock mode. OSC2 pin is system clock output (Fosc/4)  1010 = Reserved (do not use)  1001 = ERC - External RC Oscillator mode. OSC2 pin is system clock output  (Fosc/4)  1000 = ERCIO - External RC Oscillator mode. OSC2 pin is I/O  0111 = XT w/PLL 16X - XT Crystal Oscillator mode with 16X PLL  0110 = XT w/PLL 8X - XT Crystal Oscillator mode with 8X PLL  0101 = XT w/PLL 4X - XT Crystal Oscillator mode with 4X PLL  0100 = XT - XT Crystal Oscillator mode (4 MHz-10 MHz crystal)  001x = HS - HS Crystal Oscillator mode (10 MHz-25 MHz crystal)  000x = XTL - XTL Crystal Oscillator mode (200 kHz-4 MHz crystal)		

# TABLE 5-5: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F4011/4012 AND dsPIC30F5011/5013

Bit Field	Register	Description
FCKSM<1:0>	FOSC	Clock Switching Mode  1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled  01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled  00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FOS<1:0>	FOSC	Oscillator Source Selection on POR  11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)
FPR<3:0>	FOSC	Primary Oscillator Mode  1111 = ECIO w/PLL 16X - External Clock mode with 16X PLL. OSC2 pin is I/O  1110 = ECIO w/PLL 8X - External Clock mode with 8X PLL. OSC2 pin is I/O  1101 = ECIO w/PLL 4X - External Clock mode with 4X PLL. OSC2 pin is I/O  1100 = ECIO - External Clock mode. OSC2 pin is I/O  1011 = EC - External Clock mode. OSC2 pin is system clock output (Fosc/4)  1010 = FRC w/PLL 8x - Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O  1001 = ERC - External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4)  1000 = ERCIO - External RC Oscillator mode. OSC2 pin is I/O  0111 = XT w/PLL 16X - XT Crystal Oscillator mode with 16X PLL  0110 = XT w/PLL 8X - XT Crystal Oscillator mode with 8X PLL  0101 = XT w/PLL 4X - XT Crystal Oscillator mode with 4X PLL  0100 = XT - XT Crystal Oscillator mode (4 MHz-10 MHz crystal)  0011 = FRC w/PLL 16x - Internal fast RC oscillator with 16x PLL. OSC2 pin is I/O  0010 = HS - HS Crystal Oscillator mode (10 MHz-25 MHz crystal)  0001 = FRC w/PLL 4x - Internal fast RC oscillator with 4x PLL. OSC2 pin is I/O  0000 = XTL - XTL Crystal Oscillator mode (200 kHz-4 MHz crystal)

TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description			
SSS<2:0>	FSS	Secure Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)  111 = No Secure Segment 110 = Standard security; Small-sized Secure Program Flash         [Secure Segment starts after BS and ends at 0x001FFF]  101 = Standard security; Medium-sized Secure Program Flash         [Secure Segment starts after BS and ends at 0x003FFF]  100 = Standard security; Large-sized Secure Program Flash         [Secure Segment starts after BS and ends at 0x007FFF]  011 = No Secure Segment 010 = High security; Small-sized Secure Program Flash         [Secure Segment starts after BS and ends at 0x001FFF]  001 = High security; Medium-sized Secure Program Flash         [Secure Segment starts after BS and ends at 0x003FFF]  000 = High security; Large-sized Secure Program Flash         [Secure Segment starts after BS and ends at 0x007FFF]			
SWRP	FSS	Secure Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)  1 = Secure Segment program memory is not write-protected  0 = Secure program memory is write-protected			
GSS<1:0>	FGS	General Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)  11 = Code protection is disabled  10 = Standard security code protection is enabled  0x = High security code protection is enabled			
GCP	FGS	General Segment Program Memory Code Protection (present in all devices except dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)  1 = General Segment program memory is not code-protected  0 = General Segment program memory is code-protected			
GWRP	FGS	General Segment Program Memory Write Protection  1 = General Segment program memory is not write-protected  0 = General Segment program memory is write-protected			
BKBUG	FICD	Debugger/Emulator Enable  1 = Device will reset into Operational mode  0 = Device will reset into Debug/Emulation mode			
COE	FICD	Debugger/Emulator Enable  1 = Device will reset into Operational mode  0 = Device will reset into Clip-on Emulation mode			
ICS<1:0>	FICD	ICD Communication Channel Select  11 = Communicate on PGC/EMUC and PGD/EMUD  10 = Communicate on EMUC1 and EMUD1  01 = Communicate on EMUC2 and EMUD2  00 = Communicate on EMUC3 and EMUD3			
RESERVED		Reserved (read as '1', write as '1')			
_	All	Unimplemented (read as '0', write as '0')			

#### 5.7.2 PROGRAMMING METHODOLOGY

System operation Configuration bits are inherently different than all other memory cells. Unlike code memory, data EEPROM and code-protect Configuration bits, the system operation bits cannot be erased. If the chip is erased with the ERASEB command, the system-operation bits retain their previous value. Consequently, you should make no assumption about the value of the system operation bits. They should always be programmed to their desired setting.

Configuration bits are programmed as a single word at a time using the PROGC command. The PROGC command specifies the configuration data and Configuration register address. When Configuration bits are programmed, any unimplemented bits must be programmed with a '0', and any reserved bits must be programmed with a '1'.

Four PROGC commands are required to program all the Configuration bits. Figure 5-5 illustrates the flowchart of Configuration bit programming.

Note

If the General Code Segment Code Protect (GCP) bit is programmed to '0', code memory is code-protected and cannot be read. Code memory must be verified before enabling read protection. See Section 5.7.4 "Code-Protect Configuration Bits" for more information about code-protect Configuration bits.

#### 5.7.3 PROGRAMMING VERIFICATION

Once the Configuration bits are programmed, the contents of memory should be verified to ensure that the programming was successful. Verification requires the Configuration bits to be read back and compared against the copy held in the programmer's buffer. The  $\tt READD$  command reads back the programmed Configuration bits and verifies whether the programming was successful.

Any unimplemented Configuration bits are read-only and read as '0'.

# 5.7.4 CODE-PROTECT CONFIGURATION BITS

The FBS, FSS and FGS Configuration registers are special Configuration registers that control the size and level of code protection for the Boot Segment, Secure Segment and General Segment, respectively. For each segment, two main forms of code protection are provided. One form prevents code memory from being written (write protection), while the other prevents code memory from being read (read protection).

The BWRP, SWRP and GWRP bits control write protection; and BSS<2:0>, SSS<2:0> and GSS<1:0> bits control read protection. The Chip Erase <code>ERASEB</code> command sets all the code protection bits to '1', which allows the device to be programmed.

When write protection is enabled, any programming operation to code memory will fail. When read protection is enabled, any read from code memory will cause a '0x0' to be read, regardless of the actual contents of code memory. Since the programming executive always verifies what it programs, attempting to program code memory with read protection enabled will also result in failure.

It is imperative that all code protection bits are '1' while the device is being programmed and verified. Only after the device is programmed and verified should any of the above bits be programmed to '0' (see Section 5.7 "Configuration Bits Programming").

In addition to code memory protection, parts of data EEPROM and/or data RAM can be configured to be accessible only by code resident in the Boot Segment and/or Secure Segment. The sizes of these "reserved" sections are user-configurable, using the EBS, RBS<1:0>, ESS<1:0> and RSS<1:0> bits.

- Note 1: All bits in the FBS, FSS and FGS
  Configuration registers can only be
  programmed to a value of '0'. ERASEB is
  the only way to reprogram code-protect
  bits from ON ('0') to OFF ('1').
  - 2: If any of the code-protect bits in FBS, FSS, or FGS are clear, the entire device must be erased before it can be reprogrammed.

#### 6.6 Configuration Information in the Hexadecimal File

To allow portability of code, the programmer must read the Configuration register locations from the hexadecimal file. If configuration information is not present in the hexadecimal file, a simple warning message should be issued by the programmer. Similarly, while saving a hexadecimal file, all configuration information must be included. An option to not include the configuration information can be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

#### 6.7 Unit ID

The dsPIC30F devices contain 32 instructions of Unit ID. These are located at addresses 0x8005C0 through 0x8005FF. The Unit ID can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other such application-specific information.

A Bulk Erase does not erase the Unit ID locations. Instead, erase all executive memory using steps 1-4 as shown in Table 12-1, and program the Unit ID along with the programming executive. Alternately, use a Row Erase to erase the row containing the Unit ID locations.

#### 6.8 Checksum Computation

Checksums for the dsPIC30F are 16 bits in size. The checksum is to total sum of the following:

- · Contents of code memory locations
- · Contents of Configuration registers

Table A-1 describes how to calculate the checksum for each device. All memory locations are summed one byte at a time, using only their native data size. More specifically, Configuration and device ID registers are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

Note: The checksum calculation differs depending on the code-protect setting.

Table A-1 describes how to compute the checksum for an unprotected device and a read-protected device. Regardless of the code-protect setting, the Configuration registers can always be read.

# 7.0 PROGRAMMER – PROGRAMMING EXECUTIVE COMMUNICATION

#### 7.1 Communication Overview


The programmer and programming executive have a master-slave relationship, where the programmer is the master programming device and the programming executive is the slave.

All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the programming executive. In turn, the programming executive only sends one response to the programmer after receiving and processing a command. The programming executive command set is described in **Section 8.0 "Programming Executive Commands"**. The response set is described in **Section 9.0 "Programming Executive Responses"**.

# 7.2 Communication Interface and Protocol

The Enhanced ICSP interface is a 2-wire SPI interface implemented using the PGC and PGD pins. The PGC pin is used as a clock input pin, and the clock source must be provided by the programmer. The PGD pin is used for sending command data to, and receiving response data from, the programming executive. All serial data is transmitted on the falling edge of PGC and latched on the rising edge of PGC. All data transmissions are sent Most Significant bit (MSb) first, using 16-bit mode (see Figure 7-1).

FIGURE 7-1: PROGRAMMING EXECUTIVE SERIAL TIMING



Since a 2-wire SPI interface is used, and data transmissions are bidirectional, a simple protocol is used to control the direction of PGD. When the programmer completes a command transmission, it releases the PGD line and allows the programming executive to drive this line high. The programming executive keeps the PGD line high to indicate that it is processing the command.

After the programming executive has processed the command, it brings PGD low for 15  $\mu$ sec to indicate to the programmer that the response is available to be

# 8.0 PROGRAMMING EXECUTIVE COMMANDS

#### 8.1 Command Set

The programming executive command set is shown in Table 8-1. This table contains the opcode, mnemonic, length, time out and description for each command. Functional details on each command are provided in the command descriptions (see Section 8.5 "Command Descriptions").

#### 8.2 Command Format

All programming executive commands have a general format consisting of a 16-bit header and any required data for the command (see Figure 8-1). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

FIGURE 8-1: COMMAND FORMAT

15 12	11	0			
Opcode	Length				
Comm	Command Data First Word (if required)				
•					
•					
Command Data Last Word (if required)					


The command opcode must match one of those in the command set. Any command that is received which does not match the list in Table 8-1 will return a "NACK" response (see Section 9.2.1 "Opcode Field").

The command length is represented in 16-bit words since the SPI operates in 16-bit mode. The programming executive uses the Command Length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the programming executive.

#### 8.3 Packed Data Format

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format shown in Figure 8-2. This format minimizes traffic over the SPI and provides the programming executive with data that is properly aligned for performing table write operations.

FIGURE 8-2: PACKED INSTRUCTION WORD FORMAT



Iswx: Least significant 16 bits of instruction word MSBx: Most Significant Byte of instruction word

**Note:** When the number of instruction words transferred is odd, MSB2 is zero and Isw2 cannot be transmitted.

# 8.4 Programming Executive Error Handling

The programming executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the programming executive, no checking is performed on the data contained in the Programmer command. It is the responsibility of the programmer to command the programming executive with valid command arguments, or the programming operation may fail. Additional information on error handling is provided in Section 9.2.3 "QE\_Code Field".

#### 8.5 Command Descriptions

All commands that are supported by the programming executive are described in Section 8.5.1 "SCHECK Command" through Section 8.5.11 "QVER Command".

#### 8.5.1 SCHECK COMMAND

15	12	11 0
	Opcode	Length

Field	Description
Opcode	0x0
Length	0x1

The SCHECK command instructs the programming executive to do nothing, but generate a response. This command is used as a "sanity check" to verify that the programming executive is operational.

#### **Expected Response (2 words):**

0x1000 0x0002

**Note:** This instruction is not required for programming, but is provided for development purposes only.

#### 8.5.2 READD COMMAND

15	12	11	8	7	0
Opcode				Length	
Reserve	ed0	N			
Reserved1		Addr_MSB			
Addr_LS					

Field	Description
Opcode	0x1
Length	0x4
Reserved0	0x0
N	Number of 16-bit words to read (max of 2048)
Reserved1	0x0
Addr_MSB	MSB of 24-bit source address
Addr_LS	LS 16 bits of 24-bit source address

The READD command instructs the programming executive to read N 16-bit words of memory starting from the 24-bit address specified by Addr\_MSB and Addr\_LS. This command can only be used to read 16-bit data. It can be used to read data EEPROM, Configuration registers and the device ID.

#### **Expected Response (2+N words):**

0x1100

N + 2

Data word 1

...

Data word N

Note:	Readin	g u	nimplemented	memory	will
	cause	the	programming	executive	to
	reset.				

#### 8.5.3 READP COMMAND

15	12	11	8	7		0
Opc	ode			Le	ngth	
			N			
	Reserved Addr_MSB					
	Addr_LS					

Field	Description
Opcode	0x2
Length	0x4
N	Number of 24-bit instructions to read (max of 32768)
Reserved	0x0
Addr_MSB	MSB of 24-bit source address
Addr_LS	LS 16 bits of 24-bit source address

The READP command instructs the programming executive to read N 24-bit words of code memory starting from the 24-bit address specified by Addr MSB and Addr LS. This command can only be used to read 24-bit data. All data returned in response to this command uses the packed data format described in Section 8.3 "Packed Data Format".

#### Expected Response (2 + 3 \* N/2 words for N even): 0x1200

2 + 3 \* N/2

Least significant program memory word 1

Least significant data word N

#### Expected Response (4 + 3 \* (N - 1)/2 words for N odd):

0x1200

4 + 3 \* (N - 1)/2

Least significant program memory word 1

MSB of program memory word N (zero padded)

Note:	Readin	ıg u	nimplemented	memory	will
	cause	the	programming	executive	to
	reset.				

#### 8.5.4 PROGD COMMAND

15	12	11	8	7		0
Opc	ode	e Length				
	Rese	rved			Addr_MSB	
	Addr_LS					
	D_1					
D_2						
	D_16					

Field	Description	
Opcode	0x4	
Length	0x13	
Reserved	0x0	
Addr_MSB	MSB of 24-bit destination address	
Addr_LS	LS 16 bits of 24-bit destination address	
D_1	16-bit data word 1	
D_2	16-bit data word 2	
•••	16-bit data words 3 through 15	
D_16	16-bit data word 16	

The PROGD command instructs the programming executive to program one row of data EEPROM. The data to be programmed is specified by the 16 data words (D\_1, D\_2,..., D\_16) and is programmed to the destination address specified by Addr MSB and Addr LSB. The destination address should be a multiple of 0x20.

Once the row of data EEPROM has been programmed, the programming executive verifies the programmed data against the data in the command.

#### **Expected Response (2 words):**

0x1400 0x0002

> Note: Refer to Table 5-3 for data EEPROM size information.

#### 8.5.11 QVER COMMAND

15 12	11 0
Opcode	Length

Field	Description
Opcode	0xB
Length	0x1

The QVER command queries the version of the programming executive software stored in test memory. The "version.revision" information is returned in the response's QE\_Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 0x23 is version 2.3 of programming executive software).

#### **Expected Response (2 words):**

0x1BMN (where "MN" stands for version M.N) 0x0002

# 9.0 PROGRAMMING EXECUTIVE RESPONSES

#### 9.1 Overview

The programming executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly, and includes any required response or error data

The programming executive response set is shown in Table 9-1. This table contains the opcode, mnemonic and description for each response. The response format is described in **Section 9.2** "**Response Format**".

TABLE 9-1: PROGRAMMING EXECUTIVE RESPONSE SET

Opcode	Mnemonic	Description
0x1	PASS	Command successfully processed.
0x2	FAIL	Command unsuccessfully processed.
0x3	NACK	Command not known.

#### 9.2 Response Format

As shown in Example 9-1, all programming executive responses have a general format consisting of a two word header and any required data for the command. Table 9-2 lists the fields and their descriptions.

**EXAMPLE 9-1: FORMAT** 

15 12	11 8	7	0
Opcode	Last_Cmd	QE_Code	
	Lenç	gth	
D_1 (if applicable)			
D_N (if applicable)			

TABLE 9-2: FIELDS AND DESCRIPTIONS

Field	Description
Opcode	Response opcode.
Last_Cmd	Programmer command that generated the response.
QE_Code	Query code or Error code.
Length	Response length in 16-bit words (includes 2 header words.)
D_1	First 16-bit data word (if applicable).
D_N	Last 16-bit data word (if applicable).

#### 9.2.1 Opcode FIELD

The Opcode is a 4-bit field in the first word of the response. The Opcode indicates how the command was processed (see Table 9-1). If the command is processed successfully, the response opcode is PASS. If there is an error in processing the command, the response opcode is FAIL, and the QE\_Code indicates the reason for the failure. If the command sent to the programming executive is not identified, the programming executive returns a NACK response.

#### 9.2.2 Last\_Cmd FIELD

The Last\_Cmd is a 4-bit field in the first word of the response and indicates the command that the programming executive processed. Since the programming executive can only process one command at a time, this field is technically not required. However, it can be used to verify whether the programming executive correctly received the command that the programmer transmitted.

TABLE 10-3: DEVICE ID BITS DESCRIPTION

Bit Field	Register	Description
DEVID<15:0>	DEVID	Encodes the device ID.
PROC<3:0>	DEVREV	Encodes the process of the device (always read as 0x001).
REV<5:0>	DEVREV	Encodes the major revision number of the device.  000000 = A  000001 = B  000010 = C
DOT<5:0>	DEVREV	Encodes the minor revision number of the device.  000000 = 0  000001 = 1  000010 = 2  000011 = 3

#### Examples:

Rev A.1 = 0000 0000 0000 0001

Rev A.2 = 0000 0000 0000 0010

Rev B.0 = 0000 0000 0100 0000

This formula applies to all dsPIC30F devices, with the exception of the following:

- dsPIC30F6010
- dsPIC30F6011
- dsPIC30F6012
- dsPIC30F6013
- dsPIC30F6014

Refer to Table 10-1 for the actual revision IDs.

#### 11.0 ICSP™ MODE

#### 11.1 ICSP Mode

ICSP mode is a special programming protocol that allows you to read and write to the dsPIC30F programming executive. The ICSP mode is the second (and slower) method used to program the device. This mode also has the ability to read the contents of executive memory to determine whether the programming executive is present. This capability is accomplished by applying control codes and instructions serially to the device using pins PGC and PGD.

In ICSP mode, the system clock is taken from the PGC pin, regardless of the device's oscillator Configuration bits. All instructions are first shifted serially into an internal buffer, then loaded into the Instruction register and executed. No program fetching occurs from internal memory. Instructions are fed in 24 bits at a time. PGD is used to shift data in and PGC is used as both the serial shift clock and the CPU execution clock.

Data is transmitted on the rising edge and latched on the falling edge of PGC. For all data transmissions, the Least Significant bit (LSb) is transmitted first.

- Note 1: During ICSP operation, the operating frequency of PGC must not exceed 5 MHz.
  - 2: Because ICSP is slower, it is recommended that only Enhanced ICSP (E-ICSP) mode be used for device programming, as described in Section 5.1 "Overview of the Programming Process".

#### 11.2 ICSP Operation

Upon entry into ICSP mode, the CPU is idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGC and PGD, and this control code is used to command the CPU (see Table 11-1).

The SIX control code is used to send instructions to the CPU for execution, while the REGOUT control code is used to read data out of the device via the VISI register. The operation details of ICSP mode are provided in Section 11.2.1 "SIX Serial Instruction Execution" and Section 11.2.2 "REGOUT Serial Instruction Execution".

TABLE 11-1: CPU CONTROL CODES IN ICSP™ MODE

4-bit Control Code	Mnemonic	Description	
0000b	SIX	Shift in 24-bit instruction and execute.	
0001b	REGOUT	Shift out the VISI register.	
0010b-1111b	N/A	Reserved.	

### 11.2.1 SIX SERIAL INSTRUCTION EXECUTION

The SIX control code allows execution of dsPIC30F assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see Figure 11-2).


- Note 1: Coming out of the ICSP entry sequence, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGC clocks are needed on startup, thereby resulting in a 9-bit SIX command instead of the normal 4-bit SIX command. After the forced SIX is clocked in, ICSP operation resumes as normal (the next 24 clock cycles load the first instruction word to the CPU). See Figure 11-1 for details.
  - 2: TBLRDH, TBLRDL, TBLWTH and TBLWTL instructions must be followed by a NOP instruction.

#### 11.3 Entering ICSP Mode

The ICSP <u>mode</u> is entered by holding PGC and PGD low, raising MCLR/VPP to VIHH (high voltage), and then performing additional steps as illustrated in Figure 11-4.

- **Note 1:** The sequence that places the device into ICSP mode places all unused I/O pins to the high-impedance state.
  - **2:** Once ICSP mode is entered, the PC is set to 0x0 (the Reset vector).
  - **3:** Before leaving the Reset vector, execute two GOTO instructions, followed by a single NOP instruction must be executed.

#### FIGURE 11-4: ENTERING ICSP™ MODE



# 11.4 Flash Memory Programming in ICSP Mode

Programming in ICSP mode is described in Section 11.4.1 "Programming Operations" through Section 11.4.3 "Starting and Stopping a Programming Cycle". Step-by-step procedures are described in Section 11.5 "Erasing Program Memory in Normal-Voltage Systems" through Section 11.13 "Reading the Application ID Word". All programming operations must use serial execution, as described in Section 11.2 "ICSP Operation".

#### 11.4.1 PROGRAMMING OPERATIONS

Flash memory write and erase operations are controlled by the NVMCON register. Programming is performed by setting NVMCON to select the type of erase operation (Table 11-2) or write operation (Table 11-3), writing a key sequence to enable the programming and initiating the programming by setting the WR control bit, NVMCON<15>.

In ICSP mode, all programming operations are externally timed. An external 2 ms delay must be used between setting the WR control bit and clearing the WR control bit to complete the programming operation.

TABLE 11-2: NVMCON ERASE OPERATIONS

NVMCON Value	Erase Operation
0x407F	Erase all code memory, data memory (does not erase UNIT ID).
0x4075	Erase 1 row (16 words) of data EEPROM.
0x4074	Erase 1 word of data EEPROM.
0x4072	Erase all executive memory.
0x4071	Erase 1 row (32 instruction words) from 1 panel of code memory.
0x406E	Erase Boot Secure and General Segments, then erase FBS, FSS and FGS configuration registers.
0x4066	Erase all Data EEPROM allocated to Boot Segment.
0x405E	Erase Secure and General Segments, then erase FSS and FGS configuration registers.
0x4056	Erase all Data EEPROM allocated to Secure Segment.
0x404E	Erase General Segment, then erase FGS configuration register.
0x4046	Erase all Data EEPROM allocated to General Segment.

TABLE 11-3: NVMCON WRITE OPERATIONS

NVMCON Value	Write Operation	
0x4008	Write 1 word to configuration memory.	
0x4005	Write 1 row (16 words) to data memory.	
0x4004	Write 1 word to data memory.	
0x4001	Write 1 row (32 instruction words) into 1 panel of program memory.	

### 11.4.2 UNLOCKING NVMCON FOR PROGRAMMING

Writes to the WR bit (NVMCON<15>) are locked to prevent accidental programming from taking place. Writing a key sequence to the NVMKEY register unlocks the WR bit and allows it to be written to. The unlock sequence is performed as follows:

Note:	Any working register, or working register pair, can be used to write the unlock sequence.
MOV	W9, NVMKEY
MOV	#0xAA, W9
MOV	W8, NVMKEY
MOV	#0x55, W8

# 11.4.3 STARTING AND STOPPING A PROGRAMMING CYCLE

Once the unlock key sequence has been written to the NVMKEY register, the WR bit (NVMCON<15>) is used to start and stop an erase or write cycle. Setting the WR bit initiates the programming cycle. Clearing the WR bit terminates the programming cycle.

All erase and write cycles must be externally timed. An external delay must be used between setting and clearing the WR bit. Starting and stopping a programming cycle is performed as follows:

```
BSET NVMCON, #WR <Wait 2 ms>
BCLR NVMCON, #WR
```

# 11.5 Erasing Program Memory in Normal-Voltage Systems

The procedure for erasing program memory (all code memory, data memory, executive memory and codeprotect bits) consists of setting NVMCON to 0x407F, unlocking NVMCON for erasing and then executing the programming cycle. This method of bulk erasing program memory only works for systems where VDD is between 4.5 volts and 5.5 volts. The method for erasing program memory for systems with a lower VDD (3.0 volts-4.5 volts) is described in **Section 6.1 "Erasing Memory**".

TABLE 11-5: SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY (EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 6: Upda	ate the row address s	stored in NVMADRU:NVMADR. When W6 rolls over to 0x0, NVMADRU must be
	emented.	
0000	430307	ADD W6, W7, W6
0000	AF0042	BTSC SR, #C
0000	EC2764	INC NVMADRU
0000	883B16	MOV W6, NVMADR
Step 7: Rese	et device internal PC.	
0000	040100	GOTO 0x100
0000	000000	NOP
		rows of code memory are erased.
Step 9: Initia	lize NVMADR and N	VMADRU to erase executive memory and initialize W7 for row address updates.
0000	EB0300	CLR W6
0000	883B16	MOV W6, NVMADR
0000	200807	MOV #0x80, W7
0000	883B27 200407	MOV W7, NVMADRU MOV #0x40, W7
		1 row of executive memory.
0000	24071A	MOV #0x4071, W10
0000	883B0A	MOV W10, NVMCON
		erase 1 row of executive memory.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 12: Initi	ate the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	_	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and
0000	000000	Timing Requirements") NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
<b>Step 13:</b> Upo	date the row address	stored in NVMADR.
0000	430307	ADD W6, W7, W6
0000	883B16	MOV W6, NVMADR
Step 14: Res	set device internal Po	<u>)</u>
0000	040100	GOTO 0x100
0000	000000	NOP
Step 15: Rep	peat Steps 10-14 unti	il all 24 rows of executive memory are erased.
Step 16: Initi	alize NVMADR and I	NVMADRU to erase data memory and initialize W7 for row address updates.
0000	2XXXX6	MOV # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">, W6</lower>
0000	883B16	MOV W6, NVMADR
0000	2007F6	MOV #0x7F, W6
0000	883B16	MOV W6, NVMADRU
0000 <b>Ctor 47:</b> Cot	200207	MOV #0x20, W7
•		1 row of data memory.
0000	24075A	MOV #0x4075, W10
0000	883B0A	MOV W10, NVMCON

#### 11.12 Reading Data Memory

The procedure for reading data memory is similar to that of reading code memory, except that 16-bit data words are read instead of 24-bit words. Since less data is read in each operation, only working registers W0:W3 are used as temporary holding registers for the data to be read.

Table 11-12 shows the ICSP programming details for reading data memory. Note that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data memory).

TABLE 11-12: SERIAL INSTRUCTION EXECUTION FOR READING DATA MEMORY

Command (Binary)	Data (Hexadecimal)	Description
Step 1: Exit th	e Reset vector.	
0000	040100	GOTO 0x100
0000	040100	GOTO 0x100
0000	000000	NOP
Step 2: Initializ	ze TBLPAG and t	he read pointer (W6) for TBLRD instruction.
0000	2007F0	MOV #0x7F, W0
0000	880190	MOV W0, TBLPAG
0000	2xxxx6	MOV # <sourceaddress15:0>, W6</sourceaddress15:0>
Step 3: Initializ	ze the write point	er (W7) and store the next four locations of code memory to W0:W5.
0000	EB0380	CLR W7
0000	000000	NOP
0000	BA1BB6	TBLRDL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BA1BB6	TBLRDL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BA1BB6	TBLRDL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BA1BB6	TBLRDL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
		e VISI register and REGOUT command.
0000	883C20	MOV W0, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C21	MOV W1, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C22	MOV W2, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C23	MOV W3, VISI
0000	000000	MOP W3, V131
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
	device internal P	
0000	040100	GOTO 0x100
0000	000000	NOP
	l .	
<b>3tep 6:</b> Repea	at steps 3-5 until a	all desired data memory is read.

#### 11.13 Reading the Application ID Word

The application ID word is stored at address 0x8005BE in executive code memory. To read this memory location, you must use the SIX control code to move this program memory location to the VISI register. The REGOUT control code must then be used to clock the contents of the VISI register out of the device. The corresponding control and instruction codes that must be serially transmitted to the device to perform this operation are shown in Table 11-13.

Once the programmer has clocked-out the application ID word, it must be inspected. If the application ID has the value 0xBB, the programming executive is resident in memory and the device can be programmed using the mechanism described in **Section 5.0** "**Device Programming**". However, if the application ID has any other value, the programming executive is not resident in memory. It must be loaded to memory before the device can be programmed. The procedure for loading the programming executive to the memory is described in **Section 12.0** "**Programming the Programming Executive to Memory**".

#### 11.14 Exiting ICSP Mode

After confirming that the programming executive is resident in memory, or loading the programming executive, ICSP mode is exited by removing power to the device or bringing MCLR to VIL. Programming can then take place by following the procedure outlined in Section 5.0 "Device Programming".

TABLE 11-13: SERIAL INSTRUCTION EXECUTION FOR READING THE APPLICATION ID WORD

Command (Binary)	Data (Hexadecimal)	Description				
Step 1: Exit th	Step 1: Exit the Reset vector.					
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP				
Step 2: Initiali	ze TBLPAG and th	ne read pointer (W0) for TBLRD instruction.				
0000 0000 0000 0000 0000 0000 0000	200800 880190 205BE0 207841 000000 BA0890 000000 000000	MOV #0x80, W0 MOV W0, TBLPAG MOV #0x5BE, W0 MOV VISI, W1 NOP TBLRDL [W0], [W1] NOP				
Step 3: Outpu	ut the VISI register	using the REGOUT command.				
0001 0000	<visi></visi>	Clock out contents of the VISI register NOP				

#### 12.2 Programming Verification

After the programming executive has been programmed to executive memory using ICSP, it must be verified. Verification is performed by reading out the contents of executive memory and comparing it with the image of the programming executive stored in the programmer.

Reading the contents of executive memory can be performed using the same technique described in Section 11.10 "Reading Code Memory". A procedure for reading executive memory is shown in Table 12-2. Note that in Step 2, the TBLPAG register is set to 0x80 such that executive memory may be read.

**TABLE 12-2: READING EXECUTIVE MEMORY** 

Command (Binary)	Data (Hexadecimal)		Description			
Step 1: Exit th	Step 1: Exit the Reset vector.					
0000	040100	GOTO 0x100				
0000	040100	GOTO 0x100				
0000	000000	NOP				
Step 2: Initiali	ze TBLPAG and t	he read point	ter (W6) for TBLRD instruction.			
0000	200800	MOV	#0x80, W0			
0000	880190	MOV	WO, TBLPAG			
0000	EB0300	CLR	W6			
Step 3: Initiali	ze the write point	er (W7), and	store the next four locations of executive memory to W0:W5.			
0000	EB0380	CLR	W7			
0000	000000	NOP				
0000	BA1B96	TBLRDL	[W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBB6	TBLRDH.B	[W6++], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBD6	TBLRDH.B	[++W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BA1BB6	TBLRDL	[W6++], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BA1B96	TBLRDL	[W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBB6	TBLRDH.B	[W6++], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBD6	TBLRDH.B	[++W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BA1BB6	TBLRDL	[W6++], [W7]			
0000	000000	NOP				
0000	000000	NOP				

TABLE 12-2: READING EXECUTIVE MEMORY (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description			
Step 4: Output	t W0:W5 using th	ne VISI register and REGOUT command.			
0000	883C20	MOV WO, VISI			
0000	000000	NOP			
0001	_	Clock out contents of VISI register			
0000	883C21	MOV W1, VISI			
0000	000000	NOP			
0001	_	Clock out contents of VISI register			
0000	883C22	MOV W2, VISI			
0000	000000	NOP			
0001	_	Clock out contents of VISI register			
0000	883C23	MOV W3, VISI			
0000	000000	NOP			
0001	_	Clock out contents of VISI register			
0000	883C24	MOV W4, VISI			
0000	000000	NOP			
0001	_	Clock out contents of VISI register			
0000	883C25	MOV W5, VISI			
0000	000000	NOP			
0001	_	Clock out contents of VISI register			
Step 5: Reset	Step 5: Reset the device internal PC.				
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 6: Repea	Step 6: Repeat Steps 3-5 until all 736 instruction words of executive memory are read.				

#### 13.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

#### TABLE 13-1: AC/DC CHARACTERISTICS

AC/DC CHARACTERISTICS  AC/DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended			
Param. No.	Sym	Characteristic	Min	Max	Units	Conditions
D110	Vінн	High Programming Voltage on MCLR/VPP	9.00	13.25	V	_
D112	IPP	Programming Current on MCLR/VPP	_	300	μΑ	_
D113 IDDP		Supply Current during programming	_	30	mA	Row Erase Program memory
			_	30	mA	Row Erase Data EEPROM
			_	30	mA	Bulk Erase
D001	VDD	Supply voltage	2.5	5.5	V	_
D002	VDDBULK	Supply voltage for Bulk Erase programming	4.5	5.5	V	_
D031	VIL	Input Low Voltage	Vss	0.2 Vss	V	_
D041	VIH	Input High Voltage	0.8 VDD	Vdd	V	_
D080	Vol	Output Low Voltage	_	0.6	V	IOL = 8.5 mA
D090	Vон	Output High Voltage	VDD - 0.7		V	Iон = -3.0 mA
D012	Сю	Capacitive Loading on I/O Pin (PGD)	_	50	pF	To meet AC specifications
P1	TSCLK	Serial Clock (PGC) period	50	_	ns	ICSP™ mode
			1	_	μs	Enhanced ICSP mode
P1a	TSCLKL	Serial Clock (PGC) low time	20	_	ns	ICSP mode
			400	1	ns	Enhanced ICSP mode
P1b	TSCLKH	Serial Clock (PGC) high time	20	_	ns	ICSP mode
			400	_	ns	Enhanced ICSP mode
P2	TSET1	Input Data Setup Timer to PGC ↓	15		ns	_
P3	THLD1	Input Data Hold Time from PGC $\downarrow$	15		ns	_
P4	TDLY1	Delay between 4-bit command and command operand	20		ns	_
P4a	TDLY1a	Delay between 4-bit command operand and next 4-bit command	20	_	ns	_
P5	TDLY2	Delay between last PGC ↓of command to first PGC ↑ of VISI output	20	_	ns	_
P6	TSET2	VDD ↑ setup time to MCLR/VPP	100		ns	_
P7	THLD2	Input data hold time from MCLR/VPP ↑	2	_	μs	ICSP mode
			5	_	ms	Enhanced ICSP mode
P8	TDLY3	Delay between last PGC ↓of command word to PGD driven ↑ by programming executive	20	_	μs	_
P9a	TDLY4	Programming Executive Command processing time	10	_	μs	_

# APPENDIX A: DEVICE-SPECIFIC INFORMATION

#### A.1 Checksum Computation

The checksum computation is described in **Section 6.8** "Checksum Computation". Table A-1 shows how this 16-bit computation can be made for each dsPIC30F device. Computations for read code protection are shown both enabled and disabled. The checksum values assume that the Configuration registers are also erased. However, when code protection is enabled, the value of the FGS register is assumed to be 0x5.

#### TABLE A-1: CHECKSUM COMPUTATION

#### A.2 dsPIC30F5011 and dsPIC30F5013

#### A.2.1 ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 before the device is chip erased. The steps to perform this action are shown in Table 11-4.

#### A.2.2 ENHANCED ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 using the PROGC command before the ERASEB command is used to erase the chip.

Device	Read Code Protection	Checksum Computation	Erased Value	Value with 0xAAAAAA at 0x0 and Last Code Address
dsPIC30F2010	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F2011	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F2012	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3010	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3011	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3012	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3013	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3014	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4011	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4012	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4013	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5011	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5013	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5015	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404

**Item Description:** 

**SUM(a:b)** = Byte sum of locations a to b inclusive (all 3 bytes of code memory)

**CFGB** = **Configuration Block (masked)** = Byte sum of ((FOSC&0xC10F) + (FWDT&0x803F) + (FBORPOR&0x87B3) + (FBS&0x310F) + (FSS&0x330F) + (FGS&0x0007) + (FICD&0xC003))