

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	68
Program Memory Size	66KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f5016t-20i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.2 Pins Used During Programming

The pins identified in Table 2-1 are used for device programming. Refer to the appropriate device data sheet for complete pin descriptions.

### TABLE 2-1: dsPIC30F PIN DESCRIPTIONS DURING PROGRAMMING

Pin Name	Pin Type	Pin Description
MCLR/VPP	Р	Programming Enable
Vdd	Р	Power Supply
Vss	Р	Ground
PGC	I	Serial Clock
PGD	I/O	Serial Data

Legend: I = Input, O = Output, P = Power

### 2.3 Program Memory Map

The program memory space extends from 0x0 to 0xFFFFFE. Code storage is located at the base of the memory map and supports up to 144 Kbytes (48K instruction words). Code is stored in three, 48 Kbyte memory panels that reside on-chip. Table 2-2 shows the location and program memory size of each device.

Locations 0x800000 through 0x8005BE are reserved for executive code memory. This region stores either the programming executive or debugging executive. The programming executive is used for device programming, while the debug executive is used for incircuit debugging. This region of memory cannot be used to store user code.

Locations 0xF80000 through 0xF8000E are reserved for the Configuration registers. The bits in these registers may be set to select various device options, and are described in **Section 5.7 "Configuration Bits Programming"**.

Locations 0xFF0000 and 0xFF0002 are reserved for the Device ID registers. These bits can be used by the programmer to identify what device type is being programmed and are described in **Section 10.0 "Device ID"**. The device ID reads out normally, even after code protection is applied.


Figure 2-2 illustrates the memory map for the dsPIC30F devices.

### 2.4 Data EEPROM Memory

The Data EEPROM array supports up to 4 Kbytes of data and is located in one memory panel. It is mapped in program memory space, residing at the end of User Memory Space (see Figure 2-2). Table 2-2 shows the location and size of data EEPROM in each device.

### TABLE 2-2: CODE MEMORY AND DATA EEPROM MAP AND SIZE

Device	Code Memory map (Size in Instruction Words)	Data EEPROM Memory Map (Size in Bytes)
dsPIC30F2010	0x000000-0x001FFE (4K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F2011	0x000000-0x001FFE (4K)	None (0K)
dsPIC30F2012	0x000000-0x001FFE (4K)	None (0K)
dsPIC30F3010	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3011	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3012	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3013	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3014	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F4011	0x000000-0x007FFE (16K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F4012	0x000000-0x007FFE (16K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F4013	0x000000-0x007FFE (16K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5011	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5013	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5015	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5016	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F6010	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6010A	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFF (4K)
dsPIC30F6011	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6011A	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6012	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6012A	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6013	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6013A	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6014	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6014A	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6015	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)



# 3.0 PROGRAMMING EXECUTIVE APPLICATION

## 3.1 Programming Executive Overview

The programming executive resides in executive memory and is executed when Enhanced ICSP Programming mode is entered. The programming executive provides the mechanism for the programmer (host device) to program and verify the dsPIC30F, using a simple command set and communication protocol.

The following capabilities are provided by the programming executive:

- Read memory
  - Code memory and data EEPROM
  - Configuration registers
  - Device ID
- Erase memory
  - Bulk Erase by segment
  - Code memory (by row)
  - Data EEPROM (by row)
- Program memory
  - Code memory
  - Data EEPROM
  - Configuration registers
- Query
  - Blank Device
  - Programming executive software version

The programming executive performs the low-level tasks required for erasing and programming. This allows the programmer to program the device by issuing the appropriate commands and data.

The programming procedure is outlined in **Section 5.0** "Device Programming".

## 3.2 Programming Executive Code Memory

The programming executive is stored in executive code memory and executes from this reserved region of memory. It requires no resources from user code memory or data EEPROM.

# 3.3 Programming Executive Data RAM

The programming executive uses the device's data RAM for variable storage and program execution. Once the programming executive has run, no assumptions should be made about the contents of data RAM.

# 4.0 CONFIRMING THE CONTENTS OF EXECUTIVE MEMORY


Before programming can begin, the programmer must confirm that the programming executive is stored in executive memory. The procedure for this task is illustrated in Figure 4-1.

First, ICSP mode is entered. The unique application ID word stored in executive memory is then read. If the programming executive is resident, the application ID word is 0xBB, which means programming can resume as normal. However, if the application ID word is not 0xBB, the programming executive must be programmed to Executive Code memory using the method described in Section 12.0 "Programming the Programming Executive to Memory".

Section 11.0 "ICSP™ Mode" describes the process for the ICSP programming method. Section 11.13 "Reading the Application ID Word" describes the procedure for reading the application ID word in ICSP mode.



### CONFIRMING PRESENCE OF THE PROGRAMMING EXECUTIVE



# 5.5 Code Memory Programming

### 5.5.1 OVERVIEW

The Flash code memory array consists of 512 rows of thirty-two, 24-bit instructions. Each panel stores 16K instruction words, and each dsPIC30F device has either 1, 2 or 3 memory panels (see Table 5-2).

Device	Code Size (24-bit Words)	Number of Rows	Number of Panels
dsPIC30F2010	4K	128	1
dsPIC30F2011	4K	128	1
dsPIC30F2012	4K	128	1
dsPIC30F3010	8K	256	1
dsPIC30F3011	8K	256	1
dsPIC30F3012	8K	256	1
dsPIC30F3013	8K	256	1
dsPIC30F3014	8K	256	1
dsPIC30F4011	16K	512	1
dsPIC30F4012	16K	512	1
dsPIC30F4013	16K	512	1
dsPIC30F5011	22K	704	2
dsPIC30F5013	22K	704	2
dsPIC30F5015	22K	704	2
dsPIC30F5016	22K	704	2
dsPIC30F6010	48K	1536	3
dsPIC30F6010A	48K	1536	3
dsPIC30F6011	44K	1408	3
dsPIC30F6011A	44K	1408	3
dsPIC30F6012	48K	1536	3
dsPIC30F6012A	48K	1536	3
dsPIC30F6013	44K	1408	3
dsPIC30F6013A	44K	1408	3
dsPIC30F6014	48K	1536	3
dsPIC30F6014A	48K	1536	3
dsPIC30F6015	48K	1536	3

TABLE 5-2: DEVICE CODE MEMORY SIZE

### 5.5.2 PROGRAMMING METHODOLOGY


Code memory is programmed with the PROGP command. PROGP programs one row of code memory to the memory address specified in the command. The number of PROGP commands required to program a device depends on the number of rows that must be programmed in the device.

A flowchart for programming of code memory is illustrated in Figure 5-3. In this example, all 48K instruction words of a dsPIC30F6014A device are programmed. First, the number of commands to send (called 'RemainingCmds' in the flowchart) is set to 1536 and the destination address (called 'BaseAddress') is set to '0'. Next, one row in the device is programmed with a PROGP command. Each PROGP command contains data for one row of code memory of the dsPIC30F6014A. After the first command is processed successfully, 'RemainingCmds' is decremented by 1 and compared to 0. Since there are more PROGP commands to send, 'BaseAddress' is incremented by 0x40 to point to the next row of memory.

On the second PROGP command, the second row of each memory panel is programmed. This process is repeated until the entire device is programmed. No special handling must be performed when a panel boundary is crossed.



### FLOWCHART FOR PROGRAMMING dsPIC30F6014A CODE MEMORY



### 5.5.3 PROGRAMMING VERIFICATION

Once code memory is programmed, the contents of memory can be verified to ensure that programming was successful. Verification requires code memory to be read back and compared against the copy held in the programmer's buffer.

The READP command can be used to read back all the programmed code memory.

Alternatively, you can have the programmer perform the verification once the entire device is programmed using a checksum computation, as described in Section 6.8 "Checksum Computation".

# 5.6 Data EEPROM Programming

### 5.6.1 OVERVIEW

The panel architecture for the data EEPROM memory array consists of 128 rows of sixteen 16-bit data words. Each panel stores 2K words. All devices have either one or no memory panels. Devices with data EEPROM provide either 512 words, 1024 words or 2048 words of memory on the one panel (see Table 5-3).

TABLE 5-3:DATA EEPROM SIZE

TABLE 5-5. DATA LEFICOWI SIZE				
Device	Data EEPROM Size (Words)	Number of Rows		
dsPIC30F2010	512	32		
dsPIC30F2011	0	0		
dsPIC30F2012	0	0		
dsPIC30F3010	512	32		
dsPIC30F3011	512	32		
dsPIC30F3012	512	32		
dsPIC30F3013	512	32		
dsPIC30F3014	512	32		
dsPIC30F4011	512	32		
dsPIC30F4012	512	32		
dsPIC30F4013	512	32		
dsPIC30F5011	512	32		
dsPIC30F5013	512	32		
dsPIC30F5015	512	32		
dsPIC30F5016	512	32		
dsPIC30F6010	2048	128		
dsPIC30F6010A	2048	128		
dsPIC30F6011	1024	64		
dsPIC30F6011A	1024	64		
dsPIC30F6012	2048	128		
dsPIC30F6012A	2048	128		
dsPIC30F6013	1024	64		
dsPIC30F6013A	1024	64		
dsPIC30F6014	2048	128		
dsPIC30F6014A	2048	128		
dsPIC30F6015	2048	128		

## 5.6.2 PROGRAMMING METHODOLOGY

The programming executive uses the PROGD command to program the data EEPROM. Figure 5-4 illustrates the flowchart of the process. Firstly, the number of rows to program (RemainingRows) is based on the device size, and the destination address (DestAddress) is set to '0'. In this example, 128 rows (2048 words) of data EEPROM will be programmed.

The first PROGD command programs the first row of data EEPROM. Once the command completes successfully, 'RemainingRows' is decremented by 1 and compared with 0. Since there are 127 more rows to program, 'BaseAddress' is incremented by 0x20 to point to the next row of data EEPROM. This process is then repeated until all 128 rows of data EEPROM are programmed.

FIGURE 5-4:

### FLOWCHART FOR PROGRAMMING dsPIC30F6014A DATA EEPROM




TABLE 5-7:	ABLE 5-7: CONFIGURATION BITS DESCRIPTION				
Bit Field	Register	Description			
FWPSA<1:0>		Watchdog Timer Prescaler A 11 = 1:512 10 = 1:64 01 = 1:8 00 = 1:1			
FWPSB<3:0>	FWDT	Watchdog Timer Prescaler B 1111 = 1:16 1110 = 1:15 0001 = 1:2 0000 = 1:1			
FWDTEN	FWDT	<ul> <li>Watchdog Enable</li> <li>1 = Watchdog enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect)</li> <li>0 = Watchdog disabled (LPRC oscillator can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>			
MCLREN	FBORPOR	Master Clear Enable1 = Master Clear pin (MCLR) is enabled0 = MCLR pin is disabled			
PWMPIN	FBORPOR	<ul> <li>Motor Control PWM Module Pin Mode</li> <li>1 = PWM module pins controlled by PORT register at device Reset (tri-stated)</li> <li>0 = PWM module pins controlled by PWM module at device Reset (configured as out put pins)</li> </ul>			
HPOL	FBORPOR	Motor Control PWM Module High-Side Polarity 1 = PWM module high-side output pins have active-high output polarity 0 = PWM module high-side output pins have active-low output polarity			
LPOL	FBORPOR	Motor Control PWM Module Low-Side Polarity 1 = PWM module low-side output pins have active-high output polarity 0 = PWM module low-side output pins have active-low output polarity			
BOREN	FBORPOR	PBOR Enable 1 = PBOR enabled 0 = PBOR disabled			
BORV<1:0>	FBORPOR	Brown-out Voltage Select 11 = 2.0V (not a valid operating selection) 10 = 2.7V 01 = 4.2V 00 = 4.5V			
FPWRT<1:0>	FBORPOR	Power-on Reset Timer Value Select 11 = PWRT = 64 ms 10 = PWRT = 16 ms 01 = PWRT = 4 ms 00 = Power-up Timer disabled			
RBS<1:0>	FBS	Boot Segment Data RAM Code Protection (only present in dsPIC30F5011/5013/ 6010A/6011A/6012A/6013A/6014A/6015) 11 = No Data RAM is reserved for Boot Segment 10 = Small-sized Boot RAM [128 bytes of RAM are reserved for Boot Segment] 01 = Medium-sized Boot RAM [256 bytes of RAM are reserved for Boot Segment] 00 = Large-sized Boot RAM [512 bytes of RAM are reserved for Boot Segment in dsPIC30F5011/5013, and 1024 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]			

## TABLE 5-7: CONFIGURATION BITS DESCRIPTION


Bit Field	Register	Description			
EBS	FBS	Boot Segment Data EEPROM Code Protection (only present in dsPIC30F5011/ 5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = No Data EEPROM is reserved for Boot Segment 0 = 128 bytes of Data EEPROM are reserved for Boot Segment in dsPIC30F5011/ 5013, and 256 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015			
BSS<2:0>	FBS	Boot Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)         111 = No Boot Segment         110 = Standard security; Small-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF]         101 = Standard security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         100 = Standard security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         100 = Standard security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x001FF]         011 = No Boot Segment         010 = High security; Small-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF]         011 = High security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF]         001 = High security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         001 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         000 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]         000 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0007FF]			
BWRP	FBS	Boot Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = Boot Segment program memory is not write-protected 0 = Boot Segment program memory is write-protected			
RSS<1:0>	FSS	Secure Segment Data RAM Code Protection (only present in dsPIC30F5011/         5013/6010A/6011A/6012A/6013A/6014A/6015)         11 = No Data RAM is reserved for Secure Segment         10 = Small-sized Secure RAM         [(256 - N) bytes of RAM are reserved for Secure Segment]         01 = Medium-sized Secure RAM         [(768 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/         5013, and (2048 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/         6015]         00 = Large-sized Secure RAM         [(1024 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/         5013, and (4096 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/         6015]         where N = Number of bytes of RAM reserved for Boot Sector.			
ESS<1:0>	FSS	<ul> <li>Secure Segment Data EEPROM Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015)</li> <li>11 = No Data EEPROM is reserved for Secure Segment</li> <li>10 = Small-sized Secure Data EEPROM <ul> <li>[(128 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, and (256 – N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]</li> </ul> </li> <li>01 = Medium-sized Secure Data EEPROM <ul> <li>[(256 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, and (512 – N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]</li> </ul> </li> <li>01 = Large-sized Secure Data EEPROM <ul> <li>[(512 – N) bytes of Data EEPROM</li> <li>[(512 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, (1024 – N) bytes in dsPIC30F6011A/6013A, and (2048 – N) bytes in dsPIC30F6010A/6012A/6014A/6015]</li> </ul> </li> </ul>			

# TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

# 5.8 Exiting Enhanced ICSP Mode

The Enhanced ICSP mode is exited by removing power from the device or bringing MCLR to VIL. When normal user mode is next entered, the program that was stored using Enhanced ICSP will execute.

### FIGURE 5-5: CONFIGURATION BIT PROGRAMMING FLOW



### 6.0 OTHER PROGRAMMING **FEATURES**

### 6.1 Erasing Memory

Memory is erased by using an ERASEB, ERASED or ERASEP command, as detailed in Section 8.5 "Command Descriptions". Code memory can be erased by row using ERASEP. Data EEPROM can be erased by row using ERASED. When memory is erased, the affected memory locations are set to '1's.

ERASEB provides several Bulk Erase options. Performing a Chip Erase with the ERASEB command clears all code memory, data EEPROM and code protection registers. Alternatively, ERASEB can be used to selectively erase either all code memory or data EEPROM. Erase options are summarized in Table 6-1.

Command	Affected Region		
ERASEB	Entire chip <sup>(1)</sup> or all code memory or all data EEPROM, or erase by segment		
ERASED	Specified rows of data EEPROM		
ERASEP(2)	Specified rows of code memory		

**TABLE 6-1: ERASE OPTIONS** 

The system operation Configuration Note 1: registers and device ID registers are not erasable.

> 2: ERASEP cannot be used to erase codeprotect Configuration bits. These bits must be erased using ERASEB.

### 6.2 Modifying Memory

Instead of bulk-erasing the device before programming, it is possible that you may want to modify only a section of an already programmed device. In this situation, Chip Erase is not a realistic option.

Instead, you can erase selective rows of code memory and data EEPROM using ERASEP and ERASED, respectively. You can then reprogram the modified rows with the PROGP and PROGD command pairs. In these cases, when code memory is programmed, single-panel programming must be specified in the PROGP command.

For modification of Advanced Code Protection bits for a particular segment, the entire chip must first be erased with the ERASEB command. Alternatively, on devices that support Advanced Security, individual segments (code and/or data EEPROM) may be erased, by suitably changing the MS (Memory Select) field in the ERASEB command. The code-protect Configuration bits can then be reprogrammed using the PROGC command.

Note: If read or write code protection is enabled for a segment, no modifications can be made to that segment until code protection is disabled. Code protection can only be disabled by performing a Chip Erase or by performing a Segment Erase operation for the required segment.

### 6.3 Reading Memory

The READD command reads the data EEPROM, Configuration bits and device ID of the device. This command only returns 16-bit data and operates on 16-bit registers. READD can be used to return the entire contents of data EEPROM.

The READP command reads the code memory of the device. This command only returns 24-bit data packed as described in Section 8.3 "Packed Data Format". READP can be used to read up to 32K instruction words of code memory.

Note:	
	location causes the programming
	executive to reset. All READD and READP
	commands must specify only valid
	memory locations.

### 6.4 Programming Executive Software Version

At times, it may be necessary to determine the version of programming executive stored in executive memory. The QVER command performs this function. See Section 8.5.11 "QVER Command" for more details about this command.

### Data EEPROM Information in the 6.5 **Hexadecimal File**

To allow portability of code, the programmer must read the data EEPROM information from the hexadecimal file. If data EEPROM information is not present, a simple warning message should be issued by the programmer. Similarly, when saving a hexadecimal file, all data EEPROM information must be included. An option to not include the data EEPROM information can be provided.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

# dsPIC30F Flash Programming Specification

### 8.5.7 ERASEB COMMAND

15 12	11	2	0
Opcode	Length		
Reserved			S

Field	Description
Opcode	0x7
Length	0x2
Reserved	0x0
MS	Select memory to erase: 0x0 = All Code in General Segment 0x1 = All Data EEPROM in General Segment $0x2 = All Code and Data EEPROM inGeneral Segment, interrupt vectors andFGS Configuration register0x3 = Full Chip Erase0x4 = All Code and Data EEPROM inBoot, Secure and General Segments,and FBS, FSS and FGS Configurationregisters0x5 = All Code and Data EEPROM inSecure and General Segments, andFSS and FGS Configuration registers0x6 = All Data EEPROM in$ Boot Segment 0x7 = All Data EEPROM in Secure Segment

The ERASEB command performs a Bulk Erase. The MS field selects the memory to be bulk erased, with options for erasing Code and/or Data EEPROM in individual memory segments.

When Full Chip Erase is selected, the following memory regions are erased:

- All code memory (even if code-protected)
- All data EEPROM
- All code-protect Configuration registers

Only the executive code memory, Unit ID, device ID and Configuration registers that are not code-protected remain intact after a Chip Erase.

### Expected Response (2 words):

0x1700 0x0002

> Note: A Full Chip Erase cannot be performed in low-voltage programming systems (VDD less than 4.5 volts). ERASED and ERASEP must be used to erase code memory, executive memory and data memory. Alternatively, individual Segment Erase operations may be performed.

### 8.5.8 ERASED COMMAND

15	12	11	8	7	0
Орс	ode			Length	
Num_Rows				Addr_MSB	
Addr_LS					

Field	Field Description	
Opcode	0x8	
Length	0x3	
Num_Rows	Number of rows to erase (max of 128)	
Addr_MSB	MSB of 24-bit base address	
Addr_LS	LS 16 bits of 24-bit base address	

The ERASED command erases the specified number of rows of data EEPROM from the specified base address. The specified base address must be a multiple of 0x20. Since the data EEPROM is mapped to program space, a 24-bit base address must be specified.

After the erase is performed, all targeted bytes of data EEPROM will contain 0xFF.

Expected Response (2 words): 0x1800 0x0002

Note: The ERASED command cannot be used to erase the Configuration registers or device ID. Code-protect Configuration registers can only be erased with the ERASEB command, while the device ID is read-only.

# dsPIC30F Flash Programming Specification

### 8.5.11 QVER COMMAND

15	12	11

15 12	11 0
Opcode	Length

Field	Description		
Opcode	0xB		
Length	0x1		

The QVER command queries the version of the programming executive software stored in test memory. The "version.revision" information is returned in the response's QE Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 0x23 is version 2.3 of programming executive software).

### Expected Response (2 words):

0x1BMN (where "MN" stands for version M.N) 0x0002

### 9.0 **PROGRAMMING EXECUTIVE** RESPONSES

### 9.1 Overview

The programming executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly, and includes any required response or error data.

The programming executive response set is shown in Table 9-1. This table contains the opcode, mnemonic and description for each response. The response format is described in Section 9.2 "Response Format".

### **TABLE 9-1: PROGRAMMING EXECUTIVE RESPONSE SET**

Opcode	Mnemonic	Description
0x1	PASS	Command successfully processed.
0x2	FAIL	Command unsuccessfully processed.
0x3	NACK	Command not known.

### 9.2 **Response Format**

As shown in Example 9-1, all programming executive responses have a general format consisting of a two word header and any required data for the command. Table 9-2 lists the fields and their descriptions.

### EXAMPLE 9-1: FORMAT

15 12	11 8	7	0
Opcode	Last_Cmd	QE_Code	
	Lenç	gth	
D_1 (if applicable)			
D_N (if applicable)			

### **TABLE 9-2**: FIELDS AND DESCRIPTIONS

Field	Description		
Opcode	Response opcode.		
Last_Cmd	Programmer command that generated the response.		
QE_Code	Query code or Error code.		
Length	Response length in 16-bit words (includes 2 header words.)		
D_1	First 16-bit data word (if applicable).		
D_N	Last 16-bit data word (if applicable).		

### 9.2.1 Opcode FIELD

The Opcode is a 4-bit field in the first word of the response. The Opcode indicates how the command was processed (see Table 9-1). If the command is processed successfully, the response opcode is PASS. If there is an error in processing the command, the response opcode is FAIL, and the QE Code indicates the reason for the failure. If the command sent to the programming executive is not identified, the programming executive returns a NACK response.

### 9.2.2 Last Cmd FIELD

The Last Cmd is a 4-bit field in the first word of the response and indicates the command that the programming executive processed. Since the programming executive can only process one command at a time, this field is technically not required. However, it can be used to verify whether the programming executive correctly received the command that the programmer transmitted.

# TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY<br/>(ONLY IN NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description		
0000	200558	MOV #0x55, W8		
0000	883B38	MOV W8, NVMKEY		
0000	200AA9	MOV #0xAA, W9		
0000	883B39	MOV W9, NVMKEY		
Step 11: Initia	te the erase cycle.			
0000	A8E761	BSET NVMCON, #WR		
0000	000000	NOP		
0000	000000	NOP		
-	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")		
0000	000000	NOP		
0000	000000	NOP		
0000	A9E761	BCLR NVMCON, #WR		
0000	000000	NOP		
0000	000000	NOP		

**Note 1:** Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

### 11.6 Erasing Program Memory in Low-Voltage Systems

The procedure for erasing program memory (all code memory and data memory) in low-voltage systems (with VDD between 2.5 volts and 4.5 volts) is quite different than the procedure for erasing program memory in normal-voltage systems. Instead of using a Bulk Erase operation, each region of memory must be individually erased by row. Namely, all of the code memory, executive memory and data memory must be erased one row at a time. This procedure is detailed in Table 11-5.

Due to security restrictions, the FBS, FSS and FGS register cannot be erased in low-voltage systems. Once any bits in the FGS register are programmed to '0', they can only be set back to '1' by performing a Bulk Erase in a normal-voltage system. Alternatively, a Segment Erase operation can be performed instead of a Bulk Erase.

Normal-voltage systems can also be used to erase program memory as shown in Table 11-5. However, since this method is more time-consuming and does not clear the code-protect bits, it is not recommended.

Note: Program memory must be erased before writing any data to program memory.

# TABLE 11-5:SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY<br/>(EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS)

Command (Binary)	Data (Hexadecimal)	Description
Step 1: Exit th	e Reset vector.	
0000	040100	GOTO 0x100
0000	040100 000000	GOTO 0x100 NOP
		/MADRU to erase code memory and initialize W7 for row address updates.
0000	EB0300 883B16	CLR W6 MOV W6, NVMADR
0000 0000	883B26 200407	MOV W6, NVMADRU MOV #0x40, W7
Step 3: Set N	VMCON to erase 1 r	ow of code memory.
0000 0000	24071A 883B0A	MOV #0x4071, W10 MOV W10, NVMCON
Step 4: Unloc	k the NVMCON to e	rase 1 row of code memory.
0000 0000 0000 0000	200558 883B38 200AA9 883B39	MOV #0x55, W8 MOV W8, NVMKEY MOV #0xAA, W9 MOV W9, NVMKEY
Step 5: Initiate	e the erase cycle.	
0000 0000 0000 	A8E761 000000 000000 -	BSET NVMCON, #WR NOP NOP Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000 0000 0000 0000 0000	000000 000000 A9E761 000000 000000	NOP NOP BCLR NVMCON, #WR NOP NOP

# TABLE 11-7:SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION<br/>REGISTERS (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 6: Write	the Configuration re	gister data to the write latch and increment the write pointer.
0000	BB1B96	TBLWTL W6, [W7++]
0000	000000	NOP
0000	000000	NOP
Step 7: Unloc	ck the NVMCON for	programming.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 8: Initiat	te the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	-	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 9: Rese	t device internal PC.	
0000	040100	GOTO 0x100
0000	000000	NOP
Step 10: Rep	eat steps 3-9 until al	I 7 Configuration registers are cleared.

## 11.8 Writing Code Memory

The procedure for writing code memory is similar to the procedure for clearing the Configuration registers, except that 32 instruction words are programmed at a time. To facilitate this operation, working registers W0:W5 are used as temporary holding registers for the data to be programmed.

Table 11-8 shows the ICSP programming details, including the serial pattern with the ICSP command code, which must be transmitted Least Significant bit first using the PGC and PGD pins (see Figure 11-2). In Step 1, the Reset vector is exited. In Step 2, the NVMCON register is initialized for single-panel programming of code memory. In Step 3, the 24-bit starting destination address for programming is loaded into the TBLPAG register and W7 register. The upper byte of the starting destination address is stored to TBLPAG, while the lower 16 bits of the destination address are stored to W7.

To minimize the programming time, the same packed instruction format that the programming executive uses is utilized (Figure 8-2). In Step 4, four packed instruction words are stored to working registers W0:W5 using the MOV instruction and the read pointer W6 is initialized. The contents of W0:W5 holding the packed instruction word data is shown in Figure 11-4.

In Step 5, eight TBLWT instructions are used to copy the data from W0:W5 to the write latches of code memory. Since code memory is programmed 32 instruction words at a time, Steps 4 and 5 are repeated eight times to load all the write latches (Step 6).

After the write latches are loaded, programming is initiated by writing to the NVMKEY and NVMCON registers in Steps 7 and 8. In Step 9, the internal PC is reset to 0x100. This is a precautionary measure to prevent the PC from incrementing into unimplemented memory when large devices are being programmed. Lastly, in Step 10, Steps 2-9 are repeated until all of code memory is programmed.

### FIGURE 11-5: PACKED INSTRUCTION WORDS IN W0:W5

	15		8	7		0
W0			lsv	v0		
W1		MSB1			MSB0	
W2			lsv	v1		
W3			lsv	v2		
W4		MSB3			MSB2	
W5			lsv	v3		

Command (Binary)	Data (Hexadecimal)	Description	
Step 1: Exit th	e Reset vector.		
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP	
Step 2: Set th	e NVMCON to progr	am 32 instruction words.	
0000 0000	24001A 883B0A	MOV #0x4001, W10 MOV W10, NVMCON	
Step 3: Initiali	ze the write pointer (	W7) for TBLWT instruction.	
0000 0000 0000	200xx0 880190 2xxxx7	<pre>MOV #<destinationaddress23:16>, W0 MOV W0, TBLPAG MOV #<destinationaddress15:0>, W7</destinationaddress15:0></destinationaddress23:16></pre>	
Step 4: Initializ	ze the read pointer (	W6) and load W0:W5 with the next 4 instruction words to program.	
0000 0000 0000 0000	2xxxx0 2xxxx1 2xxxx2 2xxxx3	MOV # <lsw0>, W0 MOV #<msb1:msb0>, W1 MOV #<lsw1>, W2 MOV #<lsw2>, W3</lsw2></lsw1></msb1:msb0></lsw0>	
0000 0000	2xxxx4 2xxxx5	MOV # <msb3:msb2>, W4 MOV #<lsw3>, W5</lsw3></msb3:msb2>	

### TABLE 11-8: SERIAL INSTRUCTION EXECUTION FOR WRITING CODE MEMORY

Comman (Binary)		Description
Step 7: Un	lock the NVMCON for	writing.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 8: Init	iate the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	-	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 9: Re	set device internal PC	
0000	040100	GOTO 0x100
0000	000000	NOP

## TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 4: Output	t W0:W5 using th	e VISI register and REGOUT command.
0000	883C20	MOV W0, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C21	MOV W1, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C22	MOV W2, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C23	MOV W3, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C24	MOV W4, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
0000	883C25	MOV W5, VISI
0000	000000	NOP
0001	<visi></visi>	Clock out contents of VISI register
0000	000000	NOP
Step 5: Reset	the device intern	al PC.
0000	040100	GOTO 0x100
0000	000000	NOP
Step 6: Repea	at steps 3-5 until a	all desired code memory is read.

# TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

(Binary)	d Data (Hexadecim	nal) Description
	•	/W6) and load the (next four write) latches.
•		
0000 0000	EB0300 000000	CLR W6 NOP
0000		
	BB0BB6 000000	TBLWTL [W6++], [W7]
0000		NOP
0000	000000	NOP TBLWTH.B [W6++], [W7++]
0000	BBDBB6	
0000	000000	NOP
0000	000000 BBEBB6	
0000	-	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
		ht times to load the write latches for the 32 instructions.
Step 10: 0		N for programming.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
		ming cycle
Step 11: In	itiate the programr	
-	A8E761	BSET NVMCON, #15
0000		
0000	A8E761	BSET NVMCON, #15
0000 0000 0000	A8E761 000000	BSET NVMCON, #15 NOP
0000 0000 0000	A8E761 000000 000000	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
-	A8E761 000000 000000	BSET NVMCON, #15 NOP NOP
- 0000 0000 - 0000	A8E761 000000 000000 -	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000 0000 0000 	A8E761 000000 000000 - 000000	BSET NVMCON, #15 NOP NOP Externally time `P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP
0000 0000 	A8E761 000000 000000 - 000000 000000	BSET NVMCON, #15 NOP NOP Externally time `P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP
Step 11: In 0000 0000 0000 	A8E761 000000 000000 - 000000 000000 A9E761	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15
0000 0000 	A8E761 000000 000000 - 000000 000000 A9E761 000000	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15 NOP NOP
0000 0000 	A8E761 000000 000000 - 000000 000000 A9E761 000000 000000	BSET NVMCON, #15 NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15 NOP NOP

# TABLE 12-1: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

# APPENDIX C: REVISION HISTORY

Note: Revision histories were not recorded for revisions A through H. The previous revision (J), was published in August 2007.

### **Revision K (November 2010)**

This version of the document includes the following updates:

- Added Note three to Section 5.2 "Entering Enhanced ICSP Mode"
- Updated the first paragraph of Section 10.0 "Device ID"
- Updated Table 10-1: Device IDs
- Removed the VARIANT bit and updated the bit definition for the DEVID register in Table 10-2: dsPIC30F Device ID Registers
- Removed the VARIANT bit and updated the bit field definition and description for the DEVID register in Table 10-3: Device ID Bits Description
- Updated Note 3 in Section 11.3 "Entering ICSP Mode"
- Updated Step 11 in Table 11-4: Serial Instruction Execution for BUIk Erasing Program Memory (Only in Normal-voltage Systems)
- Updated Steps 5, 12 and 19 in Table 11-5: Serial Instruction Execution for Erasing Program Memory (Either in Low-voltage or Normal-voltage Systems)
- Updated Steps 5, 6 and 8 in Table 11-7: Serial Instruction Execution for Writing Configuration Registers
- Updated Steps 6 and 8 in Table 11-8: Serial Instruction Execution for Writing Code Memory
- Updated Steps 6 and 8 in Table 11-9: Serial Instruction Execution for Writing Data EEPROM
- Updated Entering ICSP<sup>™</sup> Mode (see Figure 11-4)
- Updated Steps 4 and 11 in Table 12-1: Programming the Programming Executive
- Renamed parameters: P12 to P12a and P13 to P13a, and added parameters P12b and P13b in Table 13-1: AC/DC Characteristics

NOTES: