

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	68
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6010a-20i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.2 Pins Used During Programming

The pins identified in Table 2-1 are used for device programming. Refer to the appropriate device data sheet for complete pin descriptions.

### TABLE 2-1: dsPIC30F PIN DESCRIPTIONS DURING PROGRAMMING

Pin Name	Pin Type	Pin Description
MCLR/VPP	Р	Programming Enable
Vdd	Р	Power Supply
Vss	Р	Ground
PGC	I	Serial Clock
PGD	I/O	Serial Data

Legend: I = Input, O = Output, P = Power

### 2.3 Program Memory Map

The program memory space extends from 0x0 to 0xFFFFFE. Code storage is located at the base of the memory map and supports up to 144 Kbytes (48K instruction words). Code is stored in three, 48 Kbyte memory panels that reside on-chip. Table 2-2 shows the location and program memory size of each device.

Locations 0x800000 through 0x8005BE are reserved for executive code memory. This region stores either the programming executive or debugging executive. The programming executive is used for device programming, while the debug executive is used for incircuit debugging. This region of memory cannot be used to store user code.

Locations 0xF80000 through 0xF8000E are reserved for the Configuration registers. The bits in these registers may be set to select various device options, and are described in **Section 5.7 "Configuration Bits Programming"**.

Locations 0xFF0000 and 0xFF0002 are reserved for the Device ID registers. These bits can be used by the programmer to identify what device type is being programmed and are described in **Section 10.0 "Device ID"**. The device ID reads out normally, even after code protection is applied.

Figure 2-2 illustrates the memory map for the dsPIC30F devices.

### 2.4 Data EEPROM Memory

The Data EEPROM array supports up to 4 Kbytes of data and is located in one memory panel. It is mapped in program memory space, residing at the end of User Memory Space (see Figure 2-2). Table 2-2 shows the location and size of data EEPROM in each device.

### TABLE 2-2: CODE MEMORY AND DATA EEPROM MAP AND SIZE

Device	Code Memory map (Size in Instruction Words)	Data EEPROM Memory Map (Size in Bytes)
dsPIC30F2010	0x000000-0x001FFE (4K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F2011	0x000000-0x001FFE (4K)	None (0K)
dsPIC30F2012	0x000000-0x001FFE (4K)	None (0K)
dsPIC30F3010	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3011	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3012	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3013	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F3014	0x000000-0x003FFE (8K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F4011	0x000000-0x007FFE (16K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F4012	0x000000-0x007FFE (16K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F4013	0x000000-0x007FFE (16K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5011	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5013	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5015	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F5016	0x000000-0x00AFFE (22K)	0x7FFC00-0x7FFFFE (1K)
dsPIC30F6010	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6010A	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFF (4K)
dsPIC30F6011	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6011A	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6012	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6012A	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6013	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6013A	0x000000-0x015FFE (44K)	0x7FF800-0x7FFFFE (2K)
dsPIC30F6014	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6014A	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)
dsPIC30F6015	0x000000-0x017FFE (48K)	0x7FF000-0x7FFFFE (4K)

### TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015

	Description
OSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSC	Oscillator Source Selection on POR 111 = Primary Oscillator 110 = Reserved 101 = Reserved 100 = Reserved 011 = Reserved 010 = Internal Low-Power RC Oscillator 001 = Internal Fast RC Oscillator (no PLL) 000 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)
DSC	Primary Oscillator Mode (when FOS<2:0> = 111b) 11xxx = Reserved (do not use) 10111 = HS/3 w/PLL 16X – HS/3 crystal oscillator with 16X PLL (10 MHz-25 MHz crystal) 10101 = HS/3 w/PLL 8X – HS/3 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10101 = HS/3 w/PLL 4X – HS/3 crystal oscillator with 4X PLL (10 MHz-25 MHz crystal) 10100 = Reserved (do not use) 10011 = HS/2 w/PLL 16X – HS/2 crystal oscillator with 16X PLL (10 MHz-25 MHz crystal) 10010 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10001 = HS/2 w/PLL 8X – HS/2 crystal oscillator with 8X PLL (10 MHz-25 MHz crystal) 10001 = HS/2 w/PLL 4X – HS/2 crystal oscillator with 4X PLL (10 MHz-25 MHz crystal) 10000 = Reserved (do not use) 01111 = ECIO w/PLL 16x – External clock with 16x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 16x – External clock with 8x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 4x – External clock with 4x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 4x – External clock with 4x PLL. OSC2 pin is I/O 01101 = ECIO w/PLL 8x – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 01010 = Reserved (do not use) 01011 = Reserved (do not use) 01011 = XT w/PLL 16X – XT crystal oscillator with 16X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = XT w/PLL 4X – XT crystal oscillator with 8X PLL 0110 = TRC w/PLL 4X – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 0111 = FRC w/PLL 4X – XT crystal oscillator with 8X PLL 0100 = Reserved (do not use) 00011 = FRC w/PLL 4X – Internal fast RC oscillator with 8x PLL. OSC2 pin is I/O 00010 = Reserved (do not use) 00011 = FRC w/PLL 4X – Internal fast RC oscillator with 4x PLL. OSC2 pin is I/O 00010 = Reserved (do not use)

### TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015 (CONTINUED)

Bit Field	Register	Description
FPR<4:0>	FOSC	Alternate Oscillator Mode (when FOS<2:0> = 011b)
		1xxxx = Reserved (do not use)
		0111x = Reserved (do not use)
		01101 = Reserved (do not use)
		01100 = ECIO – External clock. OSC2 pin is I/O
		01011 = EC – External clock. OSC2 pin is system clock output (Fosc/4)
		01010 = Reserved (do not use)
		01001 = ERC – External RC oscillator. OSC2 pin is system clock output (Fosc/4)
		01000 = ERCIO – External RC oscillator. OSC2 pin is I/O
		00111 = Reserved (do not use)
		00110 = Reserved (do not use)
		00101 = Reserved (do not use)
		00100 = XT – XT crystal oscillator (4 MHz-10 MHz crystal)
		00010 = HS – HS crystal oscillator (10 MHz-25 MHz crystal)
		00001 = Reserved (do not use)
		00000 = XTL – XTL crystal oscillator (200 kHz-4 MHz crystal)

TABLE 5-7:	CONFIGUE	RATION BITS DESCRIPTION
Bit Field	Register	Description
FWPSA<1:0>		Watchdog Timer Prescaler A 11 = 1:512 10 = 1:64 01 = 1:8 00 = 1:1
FWPSB<3:0>	FWDT	Watchdog Timer Prescaler B 1111 = 1:16 1110 = 1:15 0001 = 1:2 0000 = 1:1
FWDTEN	FWDT	<ul> <li>Watchdog Enable</li> <li>1 = Watchdog enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect)</li> <li>0 = Watchdog disabled (LPRC oscillator can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
MCLREN	FBORPOR	Master Clear Enable1 = Master Clear pin (MCLR) is enabled0 = MCLR pin is disabled
PWMPIN	FBORPOR	Motor Control PWM Module Pin Mode 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as out- put pins)
HPOL	FBORPOR	Motor Control PWM Module High-Side Polarity 1 = PWM module high-side output pins have active-high output polarity 0 = PWM module high-side output pins have active-low output polarity
LPOL	FBORPOR	Motor Control PWM Module Low-Side Polarity 1 = PWM module low-side output pins have active-high output polarity 0 = PWM module low-side output pins have active-low output polarity
BOREN	FBORPOR	PBOR Enable 1 = PBOR enabled 0 = PBOR disabled
BORV<1:0>	FBORPOR	Brown-out Voltage Select 11 = 2.0V (not a valid operating selection) 10 = 2.7V 01 = 4.2V 00 = 4.5V
FPWRT<1:0>	FBORPOR	Power-on Reset Timer Value Select 11 = PWRT = 64 ms 10 = PWRT = 16 ms 01 = PWRT = 4 ms 00 = Power-up Timer disabled
RBS<1:0>	FBS	Boot Segment Data RAM Code Protection (only present in dsPIC30F5011/5013/ 6010A/6011A/6012A/6013A/6014A/6015) 11 = No Data RAM is reserved for Boot Segment 10 = Small-sized Boot RAM [128 bytes of RAM are reserved for Boot Segment] 01 = Medium-sized Boot RAM [256 bytes of RAM are reserved for Boot Segment] 00 = Large-sized Boot RAM [512 bytes of RAM are reserved for Boot Segment in dsPIC30F5011/5013, and 1024 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]

### TABLE 5-7: CONFIGURATION BITS DESCRIPTION

### **TABLE 5-8**: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F2010, dsPIC30F4011/4012 AND dsPIC30F6010/ 6011/6012/6013/ 6014)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSN	1<1:0>	—	_	-	_	FOS	<1:0>	—	_	—	—	FPR<3:0>			
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>	FWPSB<3:0>			
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN <sup>(1)</sup>	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	BOREN	_	BORV	/<1:0>	— — FPWRT<1:0>		T<1:0>	
0xF80006	FBS	—	_	Reser	ved <sup>(2)</sup>	_	_	_	Reserved <sup>(2)</sup>	_	_	_	_		Reserved <sup>(2)</sup>		
0xF80008	FSS	—	_	Reser	ved <sup>(2)</sup>	-	_	Rese	rved <sup>(2)</sup>	—	_	_	_	Reserved <sup>(2)</sup>			
0xF8000A	FGS	—	_	_	_	-	_	—	—	_	_	_	_	_	Reserved <sup>(2)</sup>	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	—	—	—	—	_	—	_	_	— — ICS<1:0>		:1:0>	

 On the 6011, 6012, 6013 and 6014, these bits are reserved (read as '1' and must be programmed as '1').
 Reserved bits read as '1' and must be programmed as '1'. Note

#### **TABLE 5-9**: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F5011/5013)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	—	—	-	_	FOS	i<1:0>	—	_	—	—	FPR<3:0>			
0xF80002	FWDT	FWDTEN	_	_	_	—	_	_	_	_	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	—	F	Reserved <sup>(1)</sup>		BOREN	_	BOR\	/<1:0>	—	_	FPWR	T<1:0>
0xF80006	FBS	_	_	RBS	<1:0>	_	_	—	EBS	—	_	—	—		BSS<2:0>		BWRP
0xF80008	FSS	_	_	RSS	<1:0>	_	—	ESS	<1:0>	_	_	_	_	SSS<2:0>		SWRP	
0xF8000A	FGS	_		—	_	—	_	—	_	_	_	—	—	_	GSS<	1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	—	_	_	_	_	_	_	_	—	— — ICS<1:		<1:0>

**Note** 1: Reserved bits read as '1' and must be programmed as '1'.

# 8.0 PROGRAMMING EXECUTIVE COMMANDS

### 8.1 Command Set

The programming executive command set is shown in Table 8-1. This table contains the opcode, mnemonic, length, time out and description for each command. Functional details on each command are provided in the command descriptions (see Section 8.5 "Command Descriptions").

## 8.2 Command Format

All programming executive commands have a general format consisting of a 16-bit header and any required data for the command (see Figure 8-1). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

### FIGURE 8-1: COMMAND FORMAT

15 12	11	0			
Opcode	Length				
Command Data First Word (if required)					
•					
•					
Command Data Last Word (if required)					

The command opcode must match one of those in the command set. Any command that is received which does not match the list in Table 8-1 will return a "NACK" response (see Section 9.2.1 "Opcode Field").

The command length is represented in 16-bit words since the SPI operates in 16-bit mode. The programming executive uses the Command Length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the programming executive.

## 8.3 Packed Data Format

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format shown in Figure 8-2. This format minimizes traffic over the SPI and provides the programming executive with data that is properly aligned for performing table write operations.

FIGURE 8-2:	PACKED INSTRUCTION
	WORD FORMAT

15	8	7	0				
	lsw1						
MS	B2	MSB1					
lsw2							

Iswx: Least significant 16 bits of instruction word MSBx: Most Significant Byte of instruction word

Note:	When the number of instruction words
	transferred is odd, MSB2 is zero and Isw2
	cannot be transmitted.

## 8.4 Programming Executive Error Handling

The programming executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the programming executive, no checking is performed on the data contained in the Programmer command. It is the responsibility of the programmer to command the programming executive with valid command arguments, or the programming operation may fail. Additional information on error handling is provided in Section 9.2.3 "QE\_Code Field".

# dsPIC30F Flash Programming Specification

### 8.5.3 READP COMMAND

15	12	11	8	7	0
Opcode				Length	
			Ν		
Reserved				Addr_MSB	
	Addr_LS				

Field	Description		
Opcode	0x2		
Length	0x4		
Ν	Number of 24-bit instructions to read (max of 32768)		
Reserved	0x0		
Addr_MSB	MSB of 24-bit source address		
Addr_LS	LS 16 bits of 24-bit source address		

The READP command instructs the programming executive to read N 24-bit words of code memory starting from the 24-bit address specified by Addr\_MSB and Addr\_LS. This command can only be used to read 24-bit data. All data returned in response to this command uses the packed data format described in Section 8.3 "Packed Data Format".

### Expected Response (2 + 3 \* N/2 words for N even): 0x1200

2 + 3 \* N/2 Least significant program memory word 1

Least significant data word N

# Expected Response (4 + 3 \* (N - 1)/2 words for N odd):

0x12004 + 3 \* (N - 1)/2 Least significant program memory word 1

MSB of program memory word N (zero padded)

Note: Reading unimplemented memory will cause the programming executive to reset.

### 8.5.4 PROGD COMMAND

15	12	11	8	7		0
Орс	ode			L	ength	
Reserved					Addr_MSB	
			Addr_	LS		
	D_1					
D_2						
	D_16					

Field	Description
Opcode	0x4
Length	0x13
Reserved	0x0
Addr_MSB	MSB of 24-bit destination address
Addr_LS	LS 16 bits of 24-bit destination address
D_1	16-bit data word 1
D_2	16-bit data word 2
	16-bit data words 3 through 15
D_16	16-bit data word 16

The PROGD command instructs the programming executive to program one row of data EEPROM. The data to be programmed is specified by the 16 data words (D\_1, D\_2,..., D\_16) and is programmed to the destination address specified by Addr\_MSB and Addr\_LSB. The destination address should be a multiple of 0x20.

Once the row of data EEPROM has been programmed, the programming executive verifies the programmed data against the data in the command.

### Expected Response (2 words):

0x1400 0x0002

**Note:** Refer to Table 5-3 for data EEPROM size information.

# dsPIC30F Flash Programming Specification

### 8.5.7 ERASEB COMMAND

15 12	11	2	0
Opcode	Length		
	Reserved	M	S

Field	Description
Opcode	0x7
Length	0x2
Reserved	0x0
MS	Select memory to erase: 0x0 = All Code in General Segment 0x1 = All Data EEPROM in General Segment $0x2 = All Code and Data EEPROM inGeneral Segment, interrupt vectors andFGS Configuration register0x3 = Full Chip Erase0x4 = All Code and Data EEPROM inBoot, Secure and General Segments,and FBS, FSS and FGS Configurationregisters0x5 = All Code and Data EEPROM inSecure and General Segments, andFSS and FGS Configuration registers0x6 = All Data EEPROM in$ Boot Segment 0x7 = All Data EEPROM in Secure Segment

The ERASEB command performs a Bulk Erase. The MS field selects the memory to be bulk erased, with options for erasing Code and/or Data EEPROM in individual memory segments.

When Full Chip Erase is selected, the following memory regions are erased:

- All code memory (even if code-protected)
- All data EEPROM
- All code-protect Configuration registers

Only the executive code memory, Unit ID, device ID and Configuration registers that are not code-protected remain intact after a Chip Erase.

### Expected Response (2 words):

0x1700 0x0002

> Note: A Full Chip Erase cannot be performed in low-voltage programming systems (VDD less than 4.5 volts). ERASED and ERASEP must be used to erase code memory, executive memory and data memory. Alternatively, individual Segment Erase operations may be performed.

### 8.5.8 ERASED COMMAND

15	12	11	8	7	0
Opcode				Length	
Num_Rows			Addr_MSB		
A			Addr_	LS	

Field	Description
Opcode	0x8
Length	0x3
Num_Rows	Number of rows to erase (max of 128)
Addr_MSB	MSB of 24-bit base address
Addr_LS	LS 16 bits of 24-bit base address

The ERASED command erases the specified number of rows of data EEPROM from the specified base address. The specified base address must be a multiple of 0x20. Since the data EEPROM is mapped to program space, a 24-bit base address must be specified.

After the erase is performed, all targeted bytes of data EEPROM will contain 0xFF.

Expected Response (2 words): 0x1800 0x0002

Note: The ERASED command cannot be used to erase the Configuration registers or device ID. Code-protect Configuration registers can only be erased with the ERASEB command, while the device ID is read-only.

# dsPIC30F Flash Programming Specification

#### 8.5.11 QVER COMMAND

15	12	11

15 12	11 0
Opcode	Length

Field	Description
Opcode	0xB
Length	0x1

The QVER command queries the version of the programming executive software stored in test memory. The "version.revision" information is returned in the response's QE Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 0x23 is version 2.3 of programming executive software).

### Expected Response (2 words):

0x1BMN (where "MN" stands for version M.N) 0x0002

### 9.0 **PROGRAMMING EXECUTIVE** RESPONSES

#### 9.1 Overview

The programming executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly, and includes any required response or error data.

The programming executive response set is shown in Table 9-1. This table contains the opcode, mnemonic and description for each response. The response format is described in Section 9.2 "Response Format".

#### **TABLE 9-1: PROGRAMMING EXECUTIVE RESPONSE SET**

Opcode	Mnemonic	Description
0x1	PASS	Command successfully processed.
0x2	FAIL	Command unsuccessfully processed.
0x3	NACK	Command not known.

#### 9.2 **Response Format**

As shown in Example 9-1, all programming executive responses have a general format consisting of a two word header and any required data for the command. Table 9-2 lists the fields and their descriptions.

### EXAMPLE 9-1: FORMAT

15 12 11 8 7 O					
Opcode Last_Cmd QE_Code					
Length					
D_1 (if applicable)					
D_N (if applicable)					

#### **TABLE 9-2**: FIELDS AND DESCRIPTIONS

Field	Description
Opcode	Response opcode.
Last_Cmd	Programmer command that generated the response.
QE_Code	Query code or Error code.
Length	Response length in 16-bit words (includes 2 header words.)
D_1	First 16-bit data word (if applicable).
D_N	Last 16-bit data word (if applicable).

#### 9.2.1 **Opcode FIELD**

The Opcode is a 4-bit field in the first word of the response. The Opcode indicates how the command was processed (see Table 9-1). If the command is processed successfully, the response opcode is PASS. If there is an error in processing the command, the response opcode is FAIL, and the QE Code indicates the reason for the failure. If the command sent to the programming executive is not identified, the programming executive returns a NACK response.

#### 9.2.2 Last Cmd FIELD

The Last Cmd is a 4-bit field in the first word of the response and indicates the command that the programming executive processed. Since the programming executive can only process one command at a time, this field is technically not required. However, it can be used to verify whether the programming executive correctly received the command that the programmer transmitted.

### 9.2.3 QE\_Code FIELD

The QE\_Code is a byte in the first word of the response. This byte is used to return data for query commands, and error codes for all other commands.

When the programming executive processes one of the two query commands (QBLANK or QVER), the returned opcode is always PASS and the QE\_Code holds the query response data. The format of the QE\_Code for both queries is shown in Table 9-3.

TABLE 9-3: QE\_Code FOR QUERIES

Query	QE_Code
QBLANK	0x0F = Code memory and data EEPROM are NOT blank 0xF0 = Code memory and data EEPROM are blank
QVER	0xMN, where programming executive software version = M.N (i.e., 0x32 means software version 3.2)

When the programming executive processes any command other than a Query, the QE\_Code represents an error code. Supported error codes are shown in Table 9-4. If a command is successfully processed, the returned QE\_Code is set to 0x0, which indicates that there was no error in the command processing. If the verify of the programming for the PROGD, PROGP or PROGC command fails, the QE\_Code is set to 0x1. For all other programming executive errors, the QE\_Code is 0x2.

### TABLE 9-4: QE\_Code FOR NON-QUERY COMMANDS

QE_Code	Description
0x0	No error
0x1	Verify failed
0x2	Other error

### 9.2.4 RESPONSE LENGTH

The response length indicates the length of the programming executive's response in 16-bit words. This field includes the 2 words of the response header.

With the exception of the response for the READD and READP commands, the length of each response is only 2 words.

The response to the READD command is N + 2 words, where N is the number of words specified in the READD command.

The response to the READP command uses the packed instruction word format described in **Section 8.3 "Packed Data Format"**. When reading an odd number of program memory words (N odd), the response to the READP command is  $(3 \cdot (N + 1)/2 + 2)$  words. When reading an even number of program memory words (N even), the response to the READP command is  $(3 \cdot N/2 + 2)$  words.

Bit Field	Register	Description
DEVID<15:0>	DEVID	Encodes the device ID.
PROC<3:0>	DEVREV	Encodes the process of the device (always read as 0x001).
REV<5:0>	DEVREV	Encodes the major revision number of the device. 000000 = A 000001 = B 000010 = C
DOT<5:0>	DEVREV	Encodes the minor revision number of the device. 000000 = 0 000001 = 1 000010 = 2 000011 = 3
Examples:		
Rev A.1 = 0000 000	0 0000 0001	
Rev A.2 = 0000 000	0 0000 0010	
Rev B.0 = 0000 000	0 0100 0000	
This formula applies to	o all dsPIC30F device	es, with the exception of the following:
<ul> <li>dsPIC30F6010</li> <li>dsPIC30F6011</li> <li>dsPIC30F6012</li> <li>dsPIC30F6013</li> <li>dsPIC30F6014</li> </ul>		-
Refer to Table 10-1 fo	r the actual revision II	٦


## TABLE 10-3: DEVICE ID BITS DESCRIPTION

### 11.2.2 REGOUT SERIAL INSTRUCTION EXECUTION


The REGOUT control code allows for data to be extracted from the device in ICSP mode. It is used to clock the contents of the VISI register out of the device over the PGD pin. Once the REGOUT control code is received, eight clock cycles are required to process the command. During this time, the CPU is held idle. After these eight cycles, an additional 16 cycles are required to clock the data out (see Figure 11-3).

The REGOUT instruction is unique because the PGD pin is an input when the control code is transmitted to the device. However, once the control code is processed, the PGD pin becomes an output as the VISI register is shifted out. After the contents of the VISI are shifted out, PGD becomes an input again as the state machine holds the CPU idle until the next 4-bit control code is shifted in.


**Note:** Once the contents of VISI are shifted out, the dsPIC<sup>®</sup> DSC device maintains PGD as an output until the first rising edge of the next clock is received.











# TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY<br/>(ONLY IN NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 11: Initia	te the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
-	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP

**Note 1:** Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

# TABLE 11-7:SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION<br/>REGISTERS (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 6: Write	the Configuration re	gister data to the write latch and increment the write pointer.
0000	BB1B96	TBLWTL W6, [W7++]
0000	000000	NOP
0000	000000	NOP
Step 7: Unloc	ck the NVMCON for	programming.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 8: Initiat	te the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	-	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 9: Rese	t device internal PC.	
0000	040100	GOTO 0x100
0000	000000	NOP
Step 10: Rep	eat steps 3-9 until al	I 7 Configuration registers are cleared.

## 11.10 Reading Code Memory

Reading from code memory is performed by executing a series of TBLRD instructions and clocking out the data using the REGOUT command. To ensure efficient execution and facilitate verification on the programmer, four instruction words are read from the device at a time.

Table 11-10 shows the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the 24-bit starting source address for reading is loaded into the TBLPAG and W6 registers. The upper byte of the starting source address is stored to TBLPAG, while the lower 16 bits of the source address are stored to W6.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 11-5). In Step 3, the write pointer W7 is initialized, and four instruction words are read from code memory and stored to working registers W0:W5. In Step 4, the four instruction words are clocked out of the device from the VISI register using the REGOUT command. In Step 5, the internal PC is reset to 0x100, as a precautionary measure, to prevent the PC from incrementing into unimplemented memory when large devices are being read. Lastly, in Step 6, Steps 3-5 are repeated until the desired amount of code memory is read.

Command (Binary)	Data (Hexadecimal)		Description
Step 1: Exit th	e Reset vector.		
0000	040100	GOTO 0x100	
0000	040100	GOTO 0x100	
0000	000000	NOP	
Step 2: Initiali	ze TBLPAG and t	the read point	er (W6) for TBLRD instruction.
0000	200xx0	MOV	# <sourceaddress23:16>, W0</sourceaddress23:16>
0000	880190	MOV	WO, TBLPAG
0000	2xxxx6	MOV	<pre>#<sourceaddress15:0>, W6</sourceaddress15:0></pre>
Step 3: Initiali	ze the write point	er (W7) and s	tore the next four locations of code memory to W0:W5.
0000	EB0380	CLR	W7
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA0BB6	TBLRDL	[W6++], [W7]
0000	000000	NOP	
0000	000000	NOP	

## 11.11 Reading Configuration Memory

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Since there are seven Configuration registers, they are read one register at a time. Table 11-11 shows the ICSP programming details for reading all of the configuration memory. Note that the TBLPAG register is hard-coded to 0xF8 (the upper byte address of configuration memory), and the read pointer W6 is initialized to 0x0000.

### TABLE 11-11: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

Step 1: Exit the Reset vector.           0000         040100         GOTO 0x100           0000         040100         GOTO 0x100           0000         000000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0380         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP         NOP           Step 3: Read the Volfi register using the REGOUT command.         NOP           0000         000000         NOP </th <th>Command (Binary)</th> <th>Data (Hexadecimal)</th> <th>Description</th>	Command (Binary)	Data (Hexadecimal)	Description	
0000         040100         GOTO 0x100           0000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV #0xF8, W0           0000         880190         MOV w0, TBLPAG           0000         EB0300         CLR W6           0000         EB0380         CLR W7           0000         000000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         00000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         00000         NOP           Step 4: Output the VISI register using the REGOUT command.           Olick out contents of VISI register           0001         Clock out contents of VISI register           Olick out contents of VISI register           00000	Step 1: Exit th	e Reset vector.		
0000         00000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         00000         NOP           0000         000000         NOP           00000         NOP         Clock out contents of VIS	0000	040100	GOTO 0x100	
Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP         Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         00000         NOP         NOP           0000         00000         NOP         Step 4: Output the VISI register using the REGOUT command.           0001				
0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0B86         TBLRDL [W6++], [W7]           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.         Olock out contents of VISI register           0000         VISI>         Clock out contents of VISI register           00000         NOP         NOP           Step 5: Reset device internal PC.         Olock out 0000				
0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         CVISI         Clock out contents of VISI register           0001         VISI>         Clock out contents of VISI register           0000         00000         NOP           Step 5: Reset device internal PC.         00000           0000         040100         GOTO 0x100	Step 2: Initializ	ze TBLPAG, and	the read pointer (W6) and the write pointer (W7) for TBLRD instruction.	
0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         000000         NOP           0001 <visi> OO0000         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.         0000           0000         040100         GOTO 0x100</visi>	0000	200F80	MOV #0xF8, WO	
0000 0000         EB0380 00000         CLR NOP         W7 NOP           Step 3: Read         Configuration         register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         00000         NOP           Step 4: Output te VISI register using the REGOUT command.         Clock out contents of VISI register NOP           Step 5: Reset         Evice internal EV           0000         040100         GOTO 0x100	0000	880190	MOV W0, TBLPAG	
0000         00000         NOP           Step 3: Read UCCONFIGURATION register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         00000         NOP           0001          Clock out contents of VISI register           0000         00000         NOP           Step 5: Reset Uniterimaterimaterimaterimation         Step 5: Output (Differentimaterim	0000	EB0300	CLR W6	
Step 3: Read UP Configuration         register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         000000         NOP           0000         883C20         MOV W0, VISI           0000         000000         NOP           0001         Clock out contents of VISI register           0000         00000         NOP           Step 5: Reset device internal PC.         00000           0000         040100         GOTO 0x100	0000	EB0380	CLR W7	
0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         000000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.         0001           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.           0000         040100         GOTO 0x100</visi>	0000	000000	NOP	
0000         00000         NOP           0000         00000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register         using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).			
0000         00000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.           0000         040100         GOTO 0x100</visi>	0000	BA0BB6	TBLRDL [W6++], [W7]	
0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.           0000         040100         GOTO 0x100</visi>	0000	000000	NOP	
0000         NOP           Step 4: Output the VISI register         using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.         GOTO 0x100</visi>	0000		NOP	
Step 4: Output the VISI register using the REGOUT command.         0001 <visi>       Clock out contents of VISI register         0000       000000       NOP         Step 5: Reset device internal PC.         0000       040100       GOTO 0x100</visi>			MOV W0, VISI	
0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.         0000           0000         040100         GOTO 0x100</visi>	0000	000000	NOP	
0000         NOP           Step 5: Reset device internal PC.         O000           0000         040100         GOTO 0x100	Step 4: Output	t the VISI registe	r using the REGOUT command.	
Step 5: Reset device internal PC.           0000         040100         GOTO 0x100	0001	<visi></visi>	Clock out contents of VISI register	
0000 040100 GOTO 0x100	0000	000000	NOP	
	Step 5: Reset device internal PC.			
	0000	040100	GOTO 0x100	
0000 000000 NOP	0000	000000	NOP	
Step 6: Repeat steps 3-5 six times to read all of configuration memory.	Step 6: Repea	at steps 3-5 six tir	nes to read all of configuration memory.	

(Binary)	d Data (Hexadecim	Description
	•	W6) and load the (next four write) latches.
•		
0000 0000	EB0300 000000	CLR W6 NOP
0000		
	BB0BB6 000000	TBLWTL [W6++], [W7]
0000		NOP
0000	000000	NOP TBLWTH.B [W6++], [W7++]
0000	BBDBB6	
0000	000000	NOP
0000	000000 BBEBB6	
0000	-	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BB0BB6	TBLWTL [W6++], [W7]
0000	000000	NOP
0000	000000	NOP
0000	BBDBB6	TBLWTH.B [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
0000	BBEBB6	TBLWTH.B [W6++], [++W7]
0000	000000	NOP
0000	000000	NOP
0000	BB1BB6	TBLWTL [W6++], [W7++]
0000	000000	NOP
0000	000000	NOP
		ht times to load the write latches for the 32 instructions.
Step 10: 0		N for programming.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 11: In	itiate the programr	ning cycle.
	A8E761	BSET NVMCON, #15
0000	AOE / OI	
	000000	NOP
0000		
0000 0000	000000	NOP
0000 0000	000000	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
0000 0000 -	000000	NOP NOP
0000 0000 - 0000	000000 000000 —	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000 0000  0000 0000	000000 000000  000000	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP
0000 0000 	000000 000000 - 000000 000000	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP
0000 0000 	000000 000000  000000 000000 A9E761	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15
0000 0000 	000000 000000 - 000000 000000 A9E761 000000	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15 NOP NOP
0000 0000 	000000 000000 - 000000 A9E761 000000 000000	NOP NOP Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements") NOP NOP BCLR NVMCON, #15 NOP NOP

## TABLE 12-1: PROGRAMMING THE PROGRAMMING EXECUTIVE (CONTINUED)

### 12.2 Programming Verification

After the programming executive has been programmed to executive memory using ICSP, it must be verified. Verification is performed by reading out the contents of executive memory and comparing it with the image of the programming executive stored in the programmer.

Reading the contents of executive memory can be performed using the same technique described in **Section 11.10 "Reading Code Memory"**. A procedure for reading executive memory is shown in Table 12-2. Note that in Step 2, the TBLPAG register is set to 0x80 such that executive memory may be read.

TABLE 12-2: REA	DING EXECUTIVE MEMORY
-----------------	-----------------------

Command (Binary)	Data (Hexadecimal)	Description		
Step 1: Exit th	e Reset vector.			
0000	040100	GOTO 0x100		
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 2: Initiali	ze TBLPAG and t	he read pointe	er (W6) for TBLRD instruction.	
0000	200800	MOV	#0x80, W0	
0000	880190	MOV	W0, TBLPAG	
0000	EB0300	CLR	W6	
Step 3: Initiali	ze the write point	er (W7), and s	store the next four locations of executive memory to W0:W5.	
0000	EB0380	CLR	W7	
0000	000000	NOP		
0000	BA1B96	TBLRDL	[W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBB6	TBLRDH.B	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBD6	TBLRDH.B	[++W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BA1BB6	TBLRDL	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BA1B96	TBLRDL	[W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBB6	TBLRDH.B	[W6++], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BADBD6	TBLRDH.B	[++W6], [W7++]	
0000	000000	NOP		
0000	000000	NOP		
0000	BA1BB6	TBLRDL	[W6++], [W7]	
0000	000000	NOP		
0000	000000	NOP		

Device	Read Code Protection	Checksum Computation	Erased Value	Value with 0xAAAAAA at 0x0 and Last Code Address
dsPIC30F5016	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6010	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6010A	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6011	Disabled	CFGB+SUM(0:015FFF)	0xF406	0xF208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6011A	Disabled	CFGB+SUM(0:015FFF)	0xF406	0xF208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6012	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6012A	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6013	Disabled	CFGB+SUM(0:015FFF)	0xF406	0xF208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6013A	Disabled	CFGB+SUM(0:015FFF)	0xF406	0xF208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6014	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6014A	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F6015	Disabled	CFGB+SUM(0:017FFF)	0xC406	0xC208
	Enabled	CFGB	0x0404	0x0404

## TABLE A-1: CHECKSUM COMPUTATION (CONTINUED)

Item Description:

**SUM(a:b)** = Byte sum of locations a to b inclusive (all 3 bytes of code memory)

**CFGB** = Configuration Block (masked) = Byte sum of ((FOSC&0xC10F) + (FWDT&0x803F) + (FBORPOR&0x87B3) + (FBS&0x310F) + (FSS&0x330F) + (FGS&0x0007) + (FICD&0xC003))

### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-636-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.