




Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


etails	
roduct Status	Obsolete
ore Processor	dsPIC
ore Size	16-Bit
peed	20 MIPS
onnectivity	CANbus, I ² C, SPI, UART/USART
eripherals	Brown-out Detect/Reset, LVD, Motor Control PWM, QEI, POR, PWM, WDT
umber of I/O	68
rogram Memory Size	144KB (48K x 24)
ogram Memory Type	FLASH
EPROM Size	4K x 8
AM Size	8K x 8
oltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
ata Converters	A/D 16x10b
scillator Type	Internal
perating Temperature	-40°C ~ 125°C (TA)
ounting Type	Surface Mount
ckage / Case	80-TQFP
pplier Device Package	80-TQFP (12x12)
rchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6010at-20e-pt



5.2 Entering Enhanced ICSP Mode

The Enhanced ICSP mode is entered by holding PGC and PGD high, and then raising MCLR/VPP to VIHH (high voltage), as illustrated in Figure 5-2. In this mode, the code memory, data EEPROM and Configuration bits can be efficiently programmed using the programming executive commands that are serially transferred using PGC and PGD.

FIGURE 5-2: ENTERING ENHANCED ICSP™ MODE



- Note 1: The sequence that places the device into Enhanced ICSP mode places all unused I/Os in the high-impedance state.
 - 2: Before entering Enhanced ICSP mode, clock switching must be disabled using ICSP, by programming the FCKSM<1:0> bits in the FOSC Configuration register to '11' or '10'.
 - 3: When in Enhanced ICSP mode, the SPI output pin (SDO1) will toggle while the device is being programmed.

5.3 Chip Erase

Before a chip can be programmed, it must be erased. The Bulk Erase command (ERASEB) is used to perform this task. Executing this command with the MS command field set to 0x3 erases all code memory, data EEPROM and code-protect Configuration bits. The Chip Erase process sets all bits in these three memory regions to '1'.

Since non-code-protect Configuration bits cannot be erased, they must be manually set to '1' using multiple PROGC commands. One PROGC command must be sent for each Configuration register (see Section 5.7 "Configuration Bits Programming").

If Advanced Security features are enabled, then individual Segment Erase operations would need to be performed, depending on which segment needs to be programmed at a given stage of system programming. The user should have the flexibility to select specific segments for programming.

Note: The Device ID registers cannot be erased. These registers remain intact after a Chip Erase is performed.

5.4 Blank Check

The term "Blank Check" means to verify that the device has been successfully erased and has no programmed memory cells. A blank or erased memory cell reads as '1'. The following memories must be blank checked:

- · All implemented code memory
- · All implemented data EEPROM
- · All Configuration bits (for their default value)

The Device ID registers (0xFF0000:0xFF0002) can be ignored by the Blank Check since this region stores device information that cannot be erased. Additionally, all unimplemented memory space should be ignored from the Blank Check.

The QBLANK command is used for the Blank Check. It determines if the code memory and data EEPROM are erased by testing these memory regions. A 'BLANK' or 'NOT BLANK' response is returned. The READD command is used to read the Configuration registers. If it is determined that the device is not blank, it must be erased (see Section 5.3 "Chip Erase") before attempting to program the chip.

5.6.3 PROGRAMMING VERIFICATION

Once the data EEPROM is programmed, the contents of memory can be verified to ensure that the programming was successful. Verification requires the data EEPROM to be read back and compared against the copy held in the programmer's buffer. The READD command reads back the programmed data EEPROM.

Alternatively, the programmer can perform the verification once the entire device is programmed using a checksum computation, as described in **Section 6.8** "Checksum Computation".

Note: TBLRDL instructions executed within a REPEAT loop must not be used to read from Data EEPROM. Instead, it is recommended to use PSV access.

5.7 Configuration Bits Programming

5.7.1 OVERVIEW

The dsPIC30F has Configuration bits stored in seven 16-bit registers. These bits can be set or cleared to select various device configurations. There are two types of Configuration bits: system-operation bits and code-protect bits. The system-operation bits determine the power-on settings for system-level components such as the oscillator and Watchdog Timer. The codeprotect bits prevent program memory from being read and written.

The FOSC Configuration register has three different register descriptions, based on the device. The FOSC Configuration register description for the dsPIC30F2010 and dsPIC30F6010/6011/6012/6013/6014 devices are shown in Table 5-4.

Note: If user software performs an erase operation on the configuration fuse, it must be followed by a write operation to this fuse with the desired value, even if the desired value is the same as the state of the erased fuse.

The FOSC Configuration register description for the dsPIC30F4011/4012 and dsPIC30F5011/5013 devices is shown in Table 5-5.

The FOSC Configuration register description for all remaining devices (dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013, dsPIC30F3014/4013, dsPIC30F5015 and dsPIC30F6011A/6012A/6013A/6014A) is shown in Table 5-6. Always use the correct register descriptions for your target processor.

The FWDT, FBORPOR, FBS, FSS, FGS and FICD Configuration registers are not device-dependent. The register descriptions for these Configuration registers are shown in Table 5-7.

The Device Configuration register maps are shown in Table 5-8 through Table 5-11.

TABLE 5-4: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2010 AND dsPIC30F6010/6011/6012/6013/6014

Bit Field	Register	Description
FCKSM<1:0>	FOSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FOS<1:0>	FOSC	Oscillator Source Selection on POR 11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)
FPR<3:0>	FOSC	Primary Oscillator Mode 1111 = ECIO w/PLL 16X - External Clock mode with 16X PLL. OSC2 pin is I/O 1110 = ECIO w/PLL 8X - External Clock mode with 8X PLL. OSC2 pin is I/O 1101 = ECIO w/PLL 4X - External Clock mode with 4X PLL. OSC2 pin is I/O 1100 = ECIO - External Clock mode. OSC2 pin is I/O 1011 = EC - External Clock mode. OSC2 pin is system clock output (Fosc/4) 1010 = Reserved (do not use) 1001 = ERC - External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4) 1000 = ERCIO - External RC Oscillator mode. OSC2 pin is I/O 0111 = XT w/PLL 16X - XT Crystal Oscillator mode with 16X PLL 0110 = XT w/PLL 8X - XT Crystal Oscillator mode with 8X PLL 0101 = XT w/PLL 4X - XT Crystal Oscillator mode with 4X PLL 0100 = XT - XT Crystal Oscillator mode (4 MHz-10 MHz crystal) 001x = HS - HS Crystal Oscillator mode (10 MHz-25 MHz crystal) 000x = XTL - XTL Crystal Oscillator mode (200 kHz-4 MHz crystal)

TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	Description
SSS<2:0>	FSS	Secure Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 111 = No Secure Segment 110 = Standard security; Small-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x001FFF] 101 = Standard security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 100 = Standard security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x007FFF] 011 = No Secure Segment 010 = High security; Small-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x001FFF] 001 = High security; Medium-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF] 000 = High security; Large-sized Secure Program Flash [Secure Segment starts after BS and ends at 0x003FFF]
SWRP	FSS	Secure Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = Secure Segment program memory is not write-protected 0 = Secure program memory is write-protected
GSS<1:0>	FGS	General Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 11 = Code protection is disabled 10 = Standard security code protection is enabled 0x = High security code protection is enabled
GCP	FGS	General Segment Program Memory Code Protection (present in all devices except dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = General Segment program memory is not code-protected 0 = General Segment program memory is code-protected
GWRP	FGS	General Segment Program Memory Write Protection 1 = General Segment program memory is not write-protected 0 = General Segment program memory is write-protected
BKBUG	FICD	Debugger/Emulator Enable 1 = Device will reset into Operational mode 0 = Device will reset into Debug/Emulation mode
COE	FICD	Debugger/Emulator Enable 1 = Device will reset into Operational mode 0 = Device will reset into Clip-on Emulation mode
ICS<1:0>	FICD	ICD Communication Channel Select 11 = Communicate on PGC/EMUC and PGD/EMUD 10 = Communicate on EMUC1 and EMUD1 01 = Communicate on EMUC2 and EMUD2 00 = Communicate on EMUC3 and EMUD3
RESERVED		Reserved (read as '1', write as '1')
_	All	Unimplemented (read as '0', write as '0')

TABLE 5-8: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F2010, dsPIC30F4011/4012 AND dsPIC30F6010/ 6011/6012/6013/ 6014)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSN	1<1:0>	_	_	-	_	FOS	S<1:0>	_	_	_	_		FPR<	3:0>	
0xF80002	FWDT	FWDTEN	_	_	_	_	_	-	_	_	_	FWPS	A<1:0>		FWPSB	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN ⁽¹⁾	HPOL ⁽¹⁾	LPOL ⁽¹⁾	BOREN	_	BORV	<1:0>	_	-	FPWR	T<1:0>
0xF80006	FBS	_	_	Reser	ved ⁽²⁾	_	_	-	Reserved ⁽²⁾	_	_	-	_		Reserv	red ⁽²⁾	
0xF80008	FSS	_	_	Reser	ved ⁽²⁾	_	_	Rese	rved ⁽²⁾	_	_	-	_		Reserv	red ⁽²⁾	
0xF8000A	FGS	_		1	_		_	ı	_	_	_		_	_	Reserved ⁽²⁾	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	_	_	ICS<	:1:0>

1: On the 6011, 6012, 6013 and 6014, these bits are reserved (read as '1' and must be programmed as '1').
2: Reserved bits read as '1' and must be programmed as '1'.

TABLE 5-9: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F5011/5013)

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	_	_	_	_	FOS	<1:0>	_	_	_	_		FPR<	3:0>	
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	F	Reserved ⁽¹⁾		BOREN	_	BORV	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	_	_	RBS-	<1:0>	_	_	_	EBS	_	_	_	_		BSS<2:0>		BWRP
0xF80008	FSS	_	_	RSS-	<1:0>	-	_	ESS	<1:0>	_	_	_	_		SSS<2:0>		SWRP
0xF8000A	FGS	_	_	_	_	_	_	_	_	_	_	_	_	_	GSS<	1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	_	_	ICS<	:1:0>

Note 1: Reserved bits read as '1' and must be programmed as '1'.

Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	l<1:0>	_	_			FOS<2:0>		_	_	_		FPR<4:0>			
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	-	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN ⁽¹⁾	HPOL ⁽¹⁾	LPOL ⁽¹⁾	BOREN	_	BORV	/<1:0>	_	-	FPWR	T<1:0>
0xF80006	FBS	_	_	Reser	ved ⁽²⁾	_	_	_	Reserved ⁽²⁾	-	_	_	_		Resen	ved ⁽²⁾	
0xF80008	FSS	_	_	Reser	ved ⁽²⁾	_	_	Rese	rved ⁽²⁾	-	_	_	_		Resen	ved ⁽²⁾	
0xF8000A	FGS	_	_	_	ı	ı	_	ı	-	-	-	ı	-	_	Reserved ⁽³⁾	GCP	GWRP
0xF8000C	FICD	BKBUG	COE	_					-		_		_	_	_	ICS<	:1:0>

1: On the 2011, 2012, 3012, 3013, 3014 and 4013, these bits are reserved (read as '1' and must be programmed as '1').
2: Reserved bits read as '1' and must be programmed as '1'.

3: The FGS<2> bit is a read-only copy of the GCP bit (FGS<1>).

TABLE 5-11: dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015)

•						,										-,	
Address	Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FOSC	FCKSM	1<1:0>	_	_	_		FOS<2:0>		_	_	_			FPR<4:0>		<u> </u>
0xF80002	FWDT	FWDTEN	_	_	_	_	_	_	_	_	_	FWPS	A<1:0>		FWPSE	3<3:0>	
0xF80004	FBORPOR	MCLREN	_	_	_	_	PWMPIN ⁽¹⁾	HPOL ⁽¹⁾	LPOL ⁽¹⁾	BOREN	_	BORV	/<1:0>	_	_	FPWR	T<1:0>
0xF80006	FBS	_	_	RBS-	<1:0>	_	_	_	EBS	_	_	_	_		BSS<2:0>		BWRP
0xF80008	FSS	_	_	RSS-	<1:0>	_	_	ESS	S<1:0>	_	_	_	_		SSS<2:0>		SWRP
0xF8000A	FGS	_	_	_	_	_	_	_	_	_	_	_	_	_	GSS<	1:0>	GWRP
0xF8000C	FICD	BKBUG	COE	_	_	_	_	_	_	_	_	_	_	-	_	ICS<	<1:0>

Note 1: On the 6011A, 6012A, 6013A and 6014A, these bits are reserved (read as '1' and must be programmed as '1').

5.7.2 PROGRAMMING METHODOLOGY

System operation Configuration bits are inherently different than all other memory cells. Unlike code memory, data EEPROM and code-protect Configuration bits, the system operation bits cannot be erased. If the chip is erased with the ERASEB command, the system-operation bits retain their previous value. Consequently, you should make no assumption about the value of the system operation bits. They should always be programmed to their desired setting.

Configuration bits are programmed as a single word at a time using the PROGC command. The PROGC command specifies the configuration data and Configuration register address. When Configuration bits are programmed, any unimplemented bits must be programmed with a '0', and any reserved bits must be programmed with a '1'.

Four PROGC commands are required to program all the Configuration bits. Figure 5-5 illustrates the flowchart of Configuration bit programming.

Note

If the General Code Segment Code Protect (GCP) bit is programmed to '0', code memory is code-protected and cannot be read. Code memory must be verified before enabling read protection. See Section 5.7.4 "Code-Protect Configuration Bits" for more information about code-protect Configuration bits.

5.7.3 PROGRAMMING VERIFICATION

Once the Configuration bits are programmed, the contents of memory should be verified to ensure that the programming was successful. Verification requires the Configuration bits to be read back and compared against the copy held in the programmer's buffer. The $\tt READD$ command reads back the programmed Configuration bits and verifies whether the programming was successful.

Any unimplemented Configuration bits are read-only and read as '0'.

5.7.4 CODE-PROTECT CONFIGURATION BITS

The FBS, FSS and FGS Configuration registers are special Configuration registers that control the size and level of code protection for the Boot Segment, Secure Segment and General Segment, respectively. For each segment, two main forms of code protection are provided. One form prevents code memory from being written (write protection), while the other prevents code memory from being read (read protection).

The BWRP, SWRP and GWRP bits control write protection; and BSS<2:0>, SSS<2:0> and GSS<1:0> bits control read protection. The Chip Erase <code>ERASEB</code> command sets all the code protection bits to '1', which allows the device to be programmed.

When write protection is enabled, any programming operation to code memory will fail. When read protection is enabled, any read from code memory will cause a '0x0' to be read, regardless of the actual contents of code memory. Since the programming executive always verifies what it programs, attempting to program code memory with read protection enabled will also result in failure.

It is imperative that all code protection bits are '1' while the device is being programmed and verified. Only after the device is programmed and verified should any of the above bits be programmed to '0' (see Section 5.7 "Configuration Bits Programming").

In addition to code memory protection, parts of data EEPROM and/or data RAM can be configured to be accessible only by code resident in the Boot Segment and/or Secure Segment. The sizes of these "reserved" sections are user-configurable, using the EBS, RBS<1:0>, ESS<1:0> and RSS<1:0> bits.

- Note 1: All bits in the FBS, FSS and FGS
 Configuration registers can only be
 programmed to a value of '0'. ERASEB is
 the only way to reprogram code-protect
 bits from ON ('0') to OFF ('1').
 - 2: If any of the code-protect bits in FBS, FSS, or FGS are clear, the entire device must be erased before it can be reprogrammed.

6.0 OTHER PROGRAMMING FEATURES

6.1 Erasing Memory

Memory is erased by using an ERASEB, ERASED or ERASEP command, as detailed in **Section 8.5** "Command Descriptions". Code memory can be erased by row using ERASEP. Data EEPROM can be erased by row using ERASED. When memory is erased, the affected memory locations are set to '1's.

ERASEB provides several Bulk Erase options. Performing a Chip Erase with the ERASEB command clears all code memory, data EEPROM and code protection registers. Alternatively, ERASEB can be used to selectively erase either all code memory or data EEPROM. Erase options are summarized in Table 6-1.

TABLE 6-1: ERASE OPTIONS

Command	Affected Region
ERASEB	Entire chip ⁽¹⁾ or all code memory or all data EEPROM, or erase by segment
ERASED	Specified rows of data EEPROM
ERASEP(2)	Specified rows of code memory

- **Note 1:** The system operation Configuration registers and device ID registers are not erasable.
 - 2: ERASEP cannot be used to erase codeprotect Configuration bits. These bits must be erased using ERASEB.

6.2 Modifying Memory

Instead of bulk-erasing the device before programming, it is possible that you may want to modify only a section of an already programmed device. In this situation, Chip Erase is not a realistic option.

Instead, you can erase selective rows of code memory and data EEPROM using ERASEP and ERASED, respectively. You can then reprogram the modified rows with the PROGP and PROGD command pairs. In these cases, when code memory is programmed, single-panel programming must be specified in the PROGP command.

For modification of Advanced Code Protection bits for a particular segment, the entire chip must first be erased with the ERASEB command. Alternatively, on devices that support Advanced Security, individual segments (code and/or data EEPROM) may be erased, by suitably changing the MS (Memory Select)

field in the <code>ERASEB</code> command. The code-protect Configuration bits can then be reprogrammed using the <code>PROGC</code> command.

Note:

If read or write code protection is enabled for a segment, no modifications can be made to that segment until code protection is disabled. Code protection can only be disabled by performing a Chip Erase or by performing a Segment Erase operation for the required segment.

6.3 Reading Memory

The READD command reads the data EEPROM, Configuration bits and device ID of the device. This command only returns 16-bit data and operates on 16-bit registers. READD can be used to return the entire contents of data EEPROM.

The READP command reads the code memory of the device. This command only returns 24-bit data packed as described in **Section 8.3 "Packed Data Format"**. READP can be used to read up to 32K instruction words of code memory.

Note: Reading an unimplemented memory location causes the programming executive to reset. All READD and READP commands must specify only valid

memory locations.

6.4 Programming Executive Software Version

At times, it may be necessary to determine the version of programming executive stored in executive memory. The QVER command performs this function. See Section 8.5.11 "QVER Command" for more details about this command.

6.5 Data EEPROM Information in the Hexadecimal File

To allow portability of code, the programmer must read the data EEPROM information from the hexadecimal file. If data EEPROM information is not present, a simple warning message should be issued by the programmer. Similarly, when saving a hexadecimal file, all data EEPROM information must be included. An option to not include the data EEPROM information can be provided.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

6.6 Configuration Information in the Hexadecimal File

To allow portability of code, the programmer must read the Configuration register locations from the hexadecimal file. If configuration information is not present in the hexadecimal file, a simple warning message should be issued by the programmer. Similarly, while saving a hexadecimal file, all configuration information must be included. An option to not include the configuration information can be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

6.7 Unit ID

The dsPIC30F devices contain 32 instructions of Unit ID. These are located at addresses 0x8005C0 through 0x8005FF. The Unit ID can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other such application-specific information.

A Bulk Erase does not erase the Unit ID locations. Instead, erase all executive memory using steps 1-4 as shown in Table 12-1, and program the Unit ID along with the programming executive. Alternately, use a Row Erase to erase the row containing the Unit ID locations.

6.8 Checksum Computation

Checksums for the dsPIC30F are 16 bits in size. The checksum is to total sum of the following:

- · Contents of code memory locations
- · Contents of Configuration registers

Table A-1 describes how to calculate the checksum for each device. All memory locations are summed one byte at a time, using only their native data size. More specifically, Configuration and device ID registers are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

Note: The checksum calculation differs depending on the code-protect setting.

Table A-1 describes how to compute the checksum for an unprotected device and a read-protected device. Regardless of the code-protect setting, the Configuration registers can always be read.

7.0 PROGRAMMER – PROGRAMMING EXECUTIVE COMMUNICATION

7.1 Communication Overview


The programmer and programming executive have a master-slave relationship, where the programmer is the master programming device and the programming executive is the slave.

All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the programming executive. In turn, the programming executive only sends one response to the programmer after receiving and processing a command. The programming executive command set is described in **Section 8.0 "Programming Executive Commands"**. The response set is described in **Section 9.0 "Programming Executive Responses"**.

7.2 Communication Interface and Protocol

The Enhanced ICSP interface is a 2-wire SPI interface implemented using the PGC and PGD pins. The PGC pin is used as a clock input pin, and the clock source must be provided by the programmer. The PGD pin is used for sending command data to, and receiving response data from, the programming executive. All serial data is transmitted on the falling edge of PGC and latched on the rising edge of PGC. All data transmissions are sent Most Significant bit (MSb) first, using 16-bit mode (see Figure 7-1).

FIGURE 7-1: PROGRAMMING EXECUTIVE SERIAL TIMING



Since a 2-wire SPI interface is used, and data transmissions are bidirectional, a simple protocol is used to control the direction of PGD. When the programmer completes a command transmission, it releases the PGD line and allows the programming executive to drive this line high. The programming executive keeps the PGD line high to indicate that it is processing the command.

After the programming executive has processed the command, it brings PGD low for 15 μ sec to indicate to the programmer that the response is available to be

8.5.9 ERASEP COMMAND

15	12	11	8	7	0
Opco	ode			Length	
	Num_	Rows		Addr_MSB	
			Addr_	LS	

Field	Description
Opcode	0x9
Length	0x3
Num_Rows	Number of rows to erase
Addr_MSB	MSB of 24-bit base address
Addr_LS	LS 16 bits of 24-bit base address

The ERASEP command erases the specified number of rows of code memory from the specified base address. The specified base address must be a multiple of 0x40.

Once the erase is performed, all targeted words of code memory contain 0xFFFFFF.

Expected Response (2 words):

0x1900 0x0002

Note: The ERASEP command cannot be used to erase the Configuration registers or device ID. Code-protect Configuration registers can only be erased with the ERASEB command, while the device ID is read-only.

8.5.10 OBLANK COMMAND

15 12	11 0
Opcode	Length
	PSize
Reserved	DSize

Field	Description
Opcode	0xA
Length	0x3
PSize	Length of program memory to check (in 24-bit words), max of 49152
Reserved	0x0
DSize	Length of data memory to check (in 16-bit words), max of 2048

The QBLANK command queries the programming executive to determine if the contents of code memory and data EEPROM are blank (contains all '1's). The size of code memory and data EEPROM to check must be specified in the command.

The Blank Check for code memory begins at 0x0 and advances toward larger addresses for the specified number of instruction words. The Blank Check for data EEPROM begins at 0x7FFFFE and advances toward smaller addresses for the specified number of data words.

QBLANK returns a QE_Code of 0xF0 if the specified code memory and data EEPROM are blank. Otherwise, QBLANK returns a QE_Code of 0x0F.

Expected Response (2 words for blank device):

0x1AF0 0x0002

Expected Response (2 words for non-blank device):

0x1A0F 0x0002

Note: The QBLANK command does not check the system Configuration registers. The READD command must be used to determine the state of the Configuration registers.

8.5.11 QVER COMMAND

15 12	11 0
Opcode	Length

Field	Description
Opcode	0xB
Length	0x1

The QVER command queries the version of the programming executive software stored in test memory. The "version.revision" information is returned in the response's QE_Code using a single byte with the following format: main version in upper nibble and revision in the lower nibble (i.e., 0x23 is version 2.3 of programming executive software).

Expected Response (2 words):

0x1BMN (where "MN" stands for version M.N) 0x0002

9.0 PROGRAMMING EXECUTIVE RESPONSES

9.1 Overview

The programming executive sends a response to the programmer for each command that it receives. The response indicates if the command was processed correctly, and includes any required response or error data

The programming executive response set is shown in Table 9-1. This table contains the opcode, mnemonic and description for each response. The response format is described in **Section 9.2** "**Response Format**".

TABLE 9-1: PROGRAMMING EXECUTIVE RESPONSE SET

Opcode	Mnemonic	Description
0x1	PASS	Command successfully processed.
0x2	FAIL	Command unsuccessfully processed.
0x3	NACK	Command not known.

9.2 Response Format

As shown in Example 9-1, all programming executive responses have a general format consisting of a two word header and any required data for the command. Table 9-2 lists the fields and their descriptions.

EXAMPLE 9-1: FORMAT

15 12	11 8	7	0			
Opcode	Last_Cmd	QE_Code				
	Lenç	gth				
	D_1 (if applicable)					
D_N (if applicable)						

TABLE 9-2: FIELDS AND DESCRIPTIONS

Field	Description
Opcode	Response opcode.
Last_Cmd	Programmer command that generated the response.
QE_Code	Query code or Error code.
Length	Response length in 16-bit words (includes 2 header words.)
D_1	First 16-bit data word (if applicable).
D_N	Last 16-bit data word (if applicable).

9.2.1 Opcode FIELD

The Opcode is a 4-bit field in the first word of the response. The Opcode indicates how the command was processed (see Table 9-1). If the command is processed successfully, the response opcode is PASS. If there is an error in processing the command, the response opcode is FAIL, and the QE_Code indicates the reason for the failure. If the command sent to the programming executive is not identified, the programming executive returns a NACK response.

9.2.2 Last_Cmd FIELD

The Last_Cmd is a 4-bit field in the first word of the response and indicates the command that the programming executive processed. Since the programming executive can only process one command at a time, this field is technically not required. However, it can be used to verify whether the programming executive correctly received the command that the programmer transmitted.

10.0 DEVICE ID

The device ID region is 2 x 16 bits and can be read using the READD command. This region of memory is read-only and can also be read when code protection is enabled.

Table 10-1 shows the device ID for each device, Table 10-2 shows the device ID registers and Table 10-3 describes the bit field of each register.

TABLE 10-1: DEVICE IDS

Davida	DEV/ID	Silicon Revision										
Device	DEVID	A0	A1	A2	А3	A4	В0	B1	B2			
dsPIC30F2010	0x0040	0x1000	0x1001	0x1002	0x1003	0x1004	x1004 —		_			
dsPIC30F2011	0x0240	_	0x1001	_	_	_	_	_	_			
dsPIC30F2012	0x0241	_	0x1001	_	_	_	_	_				
dsPIC30F3010	0x01C0	0x1000	0x1001	0x1002	_	_	_	_	_			
dsPIC30F3011	0x01C1	0x1000	0x1001	0x1002	_	_	_	_				
dsPIC30F3012	0x00C1	_	_	_	_	_	0x1040	0x1041	_			
dsPIC30F3013	0x00C3	_	_	_	_	_	0x1040	0x1041	_			
dsPIC30F3014	0x0160	_	0x1001	0x1002	_	_	_	_	_			
dsPIC30F4011	0x0101	_	0x1001	0x1002	0x1003	0x1003	_	_				
dsPIC30F4012	0x0100	_	0x1001	0x1002	0x1003	0x1003	_	_	_			
dsPIC30F4013	0x0141	_	0x1001	0x1002	_	_	_	_				
dsPIC30F5011	0x0080	_	0x1001	0x1002	0x1003	0x1003	_	_	_			
dsPIC30F5013	0x0081	_	0x1001	0x1002	0x1003	0x1003	_	_				
dsPIC30F5015	0x0200	0x1000	_	_	_	_	_	_	_			
dsPIC30F5016	0x0201	0x1000	_	_	_	_	_	_	_			
dsPIC30F6010	0x0188	_	_	_	_	_	_	0x1040	0x1042			
dsPIC30F6010A	0x0281	_	_	0x1002	0x1003	0x1004	_	_	_			
dsPIC30F6011	0x0192	_	_	_	0x1003	_	_	0x1040	0x1042			
dsPIC30F6011A	0x02C0	_	_	0x1002	_	_	0x1040	0x1041	_			
dsPIC30F6012	0x0193	_	_	_	0x1003	_	_	0x1040	0x1042			
dsPIC30F6012A	0x02C2	_	_	0x1002	_	_	0x1040	0x1041	_			
dsPIC30F6013	0x0197	_	_	_	0x1003	_	— 0x104		0x1042			
dsPIC30F6013A	0x02C1	_	_	0x1002	_	_	0x1040 0x1041		_			
dsPIC30F6014	0x0198	_	_	_	0x1003	_	— 0x1040		0x1042			
dsPIC30F6014A	0x02C3	_	_	0x1002	_	_	0x1040	0x1041	_			
dsPIC30F6015	0x0280	_	_	0x1002	0x1003	0x1004	_	_	_			

TABLE 10-2: dsPIC30F DEVICE ID REGISTERS

Address	Name								В	it							
Address	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xFF0000	DEVID	DEVID<15:0>															
0xFF0002	DEVREV	PROC<3:0>			REV<5:0>						DOT<5:0>						

Table 11-4 shows the ICSP programming process for bulk-erasing program memory. This process includes the ICSP command code, which must be transmitted (for each instruction) to the Least Significant bit first using the PGC and PGD pins (see Figure 11-2).

If an individual Segment Erase operation is required, the NVMCON value must be replaced by the value for the corresponding Segment Erase operation.

Note: Program memory must be erased before writing any data to program memory.

TABLE 11-4: SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY (ONLY IN NORMAL-VOLTAGE SYSTEMS)

	`	IMAL-VOLTAGE STSTEMS)
Command (Binary)	Data (Hexadecimal)	Description
Step 1: Exit th	ne Reset vector.	
0000	040100	GOTO 0x100
0000	040100	GOTO 0x100
0000	000000	NOP
Step 2: Set N	VMCON to program	the FBS Configuration register. ⁽¹⁾
0000	24008A	MOV #0x4008, W10
0000	883B0A	MOV W10, NVMCON
Step 3: Initiali	ze the TBLPAG and	write pointer (W7) for TBLWT instruction for Configuration register. ⁽¹⁾
0000	200F80	MOV #0xF8, W0
0000	880190	MOV WO, TBLPAG
0000	200067	MOV #0x6, W7
Step 4: Load	the Configuration Re	egister data to W6. ⁽¹⁾
0000	EB0300	CLR W6
0000	000000	NOP
Step 5: Load	the Configuration Re	egister write latch. Advance W7 to point to next Configuration register. ⁽¹⁾
0000	BB1B86	TBLWTL W6, [W7++]
Step 6: Unloc	k the NVMCON for p	programming the Configuration register. ⁽¹⁾
0000	200558	MOV #0x55, W8
0000	200AA9	MOV #0xAA, W9
0000	883B38	MOV W8, NVMKEY
0000	883B39	MOV W9, NVMKEY
Step 7: Initiate	e the programming of	ycle.(1)
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP Externally time 2 ms
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 8: Repea	at steps 5-7 one time	e to program 0x0000 to RESERVED2 Configuration register. (1)
		e all Program Memory.
00000	2407FA	MOV #0x407F, W10
0000	883B0A	MOV W10, NVMCON
Step 10: Unlo	ck the NVMCON for	programming.

Note 1: Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

TABLE 11-7: SERIAL INSTRUCTION EXECUTION FOR WRITING CONFIGURATION REGISTERS (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description					
Step 6: Write the Configuration register data to the write latch and increment the write pointer.							
0000	BB1B96	TBLWTL W6, [W7++]					
0000	000000	NOP					
0000	000000	NOP					
Step 7: Unlock	k the NVMCON for p	programming.					
0000	200558	MOV #0x55, W8					
0000	883B38	MOV W8, NVMKEY					
0000	200AA9	MOV #0xAA, W9					
0000	883B39	MOV W9, NVMKEY					
Step 8: Initiate	e the write cycle.						
0000	A8E761	BSET NVMCON, #WR					
0000	000000	NOP					
0000	000000	NOP					
_	_	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and					
		Timing Requirements")					
0000	000000	NOP					
0000	000000	NOP					
0000	A9E761	BCLR NVMCON, #WR					
0000	000000	NOP					
0000	000000	NOP					
Step 9: Reset	device internal PC.						
0000	040100	GOTO 0x100					
0000	000000	NOP					
Step 10: Repe	eat steps 3-9 until all	7 Configuration registers are cleared.					

11.8 Writing Code Memory

The procedure for writing code memory is similar to the procedure for clearing the Configuration registers, except that 32 instruction words are programmed at a time. To facilitate this operation, working registers W0:W5 are used as temporary holding registers for the data to be programmed.

Table 11-8 shows the ICSP programming details, including the serial pattern with the ICSP command code, which must be transmitted Least Significant bit first using the PGC and PGD pins (see Figure 11-2). In Step 1, the Reset vector is exited. In Step 2, the NVMCON register is initialized for single-panel programming of code memory. In Step 3, the 24-bit starting destination address for programming is loaded into the TBLPAG register and W7 register. The upper byte of the starting destination address is stored to TBLPAG, while the lower 16 bits of the destination address are stored to W7.

To minimize the programming time, the same packed instruction format that the programming executive uses is utilized (Figure 8-2). In Step 4, four packed instruction words are stored to working registers W0:W5 using the MOV instruction and the read pointer W6 is initialized. The contents of W0:W5 holding the packed instruction word data is shown in Figure 11-4.

In Step 5, eight TBLWT instructions are used to copy the data from W0:W5 to the write latches of code memory. Since code memory is programmed 32 instruction words at a time, Steps 4 and 5 are repeated eight times to load all the write latches (Step 6).

After the write latches are loaded, programming is initiated by writing to the NVMKEY and NVMCON registers in Steps 7 and 8. In Step 9, the internal PC is reset to 0x100. This is a precautionary measure to prevent the PC from incrementing into unimplemented memory when large devices are being programmed. Lastly, in Step 10, Steps 2-9 are repeated until all of code memory is programmed.

FIGURE 11-5: PACKED INSTRUCTION WORDS IN W0:W5

	15		8	7		0
W0			lsv	v0		
W1		MSB1			MSB0	
W2			lsv	v1		
W3			lsv	v2		
W4		MSB3			MSB2	
W5			lsv	v3		
						-

TABLE 11-8: SERIAL INSTRUCTION EXECUTION FOR WRITING CODE MEMORY

Command (Binary)	Data (Hexadecimal)	Description
Step 1: Exit th	ne Reset vector.	
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP
Step 2: Set th	e NVMCON to progr	am 32 instruction words.
0000	24001A 883B0A	MOV #0x4001, W10 MOV W10, NVMCON
Step 3: Initiali	ze the write pointer (W7) for TBLWT instruction.
0000 0000 0000	200xx0 880190 2xxxx7	MOV # <destinationaddress23:16>, W0 MOV W0, TBLPAG MOV #<destinationaddress15:0>, W7</destinationaddress15:0></destinationaddress23:16>
Step 4: Initiali	ze the read pointer (W6) and load W0:W5 with the next 4 instruction words to program.
0000 0000 0000 0000	2xxxx0 2xxxx1 2xxxx2 2xxxx3	MOV # <lsw0>, W0 MOV #<msb1:msb0>, W1 MOV #<lsw1>, W2 MOV #<lsw2>, W3</lsw2></lsw1></msb1:msb0></lsw0>
0000	2xxxx4 2xxxx5	MOV # <msb3:msb2>, W4 MOV #<lsw3>, W5</lsw3></msb3:msb2>

TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description					
Step 7: Unlock the NVMCON for writing.							
0000	200558	MOV #0x55, W8					
0000	883B38	MOV W8, NVMKEY					
0000	200AA9	MOV #0xAA, W9					
0000	883B39	MOV W9, NVMKEY					
Step 8: Initiate	e the write cycle.						
0000	A8E761	BSET NVMCON, #WR					
0000	000000	NOP					
0000	000000	NOP					
_	_	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and					
		Timing Requirements")					
0000	000000	NOP					
0000	000000	NOP					
0000	A9E761	BCLR NVMCON, #WR					
0000	000000	NOP					
0000	000000	NOP					
Step 9: Reset	t device internal PC.						
0000	040100	GOTO 0x100					
0000	000000	NOP					
Step 10: Rep	eat steps 2-9 until al	I data memory is programmed.					

11.10 Reading Code Memory

Reading from code memory is performed by executing a series of ${\tt TBLRD}$ instructions and clocking out the data using the REGOUT command. To ensure efficient execution and facilitate verification on the programmer, four instruction words are read from the device at a time.

Table 11-10 shows the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the 24-bit starting source address for reading is loaded into the TBLPAG and W6 registers. The upper byte of the starting source address is stored to TBLPAG, while the lower 16 bits of the source address are stored to W6.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 11-5). In Step 3, the write pointer W7 is initialized, and four instruction words are read from code memory and stored to working registers W0:W5. In Step 4, the four instruction words are clocked out of the device from the VISI register using the REGOUT command. In Step 5, the internal PC is reset to 0x100, as a precautionary measure, to prevent the PC from incrementing into unimplemented memory when large devices are being read. Lastly, in Step 6, Steps 3-5 are repeated until the desired amount of code memory is read.

TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY

Command (Binary)	Data (Hexadecimal)	Description					
Step 1: Exit the Reset vector.							
0000	040100	GOTO 0x100					
0000	040100	GOTO 0x100					
0000	000000	NOP					
Step 2: Initiali	ize TBLPAG and	the read poin	ter (W6) for TBLRD instruction.				
0000	200xx0	MOV	# <sourceaddress23:16>, W0</sourceaddress23:16>				
0000	880190	MOV	WO, TBLPAG				
0000	2xxxx6	MOV	# <sourceaddress15:0>, W6</sourceaddress15:0>				
Step 3: Initiali	Step 3: Initialize the write pointer (W7) and store the next four locations of code memory to W0:W5.						
0000	EB0380	CLR	W7				
0000	000000	NOP					
0000	BA1B96	TBLRDL	[W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBB6	TBLRDH.B	[W6++], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBD6	TBLRDH.B	[++W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BA1BB6	TBLRDL	[W6++], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BA1B96	TBLRDL	[W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBB6	TBLRDH.B	[W6++], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BADBD6	TBLRDH.B	[++W6], [W7++]				
0000	000000	NOP					
0000	000000	NOP					
0000	BA0BB6	TBLRDL	[W6++], [W7]				
0000	000000	NOP					
0000	000000	NOP					

TABLE 12-2: READING EXECUTIVE MEMORY (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description					
Step 4: Output	Step 4: Output W0:W5 using the VISI register and REGOUT command.						
0000	883C20	MOV WO, VISI					
0000	000000	NOP					
0001	_	Clock out contents of VISI register					
0000	883C21	MOV W1, VISI					
0000	000000	NOP					
0001	_	Clock out contents of VISI register					
0000	883C22	MOV W2, VISI					
0000	000000	NOP					
0001	_	Clock out contents of VISI register					
0000	883C23	MOV W3, VISI					
0000	000000	NOP					
0001	_	Clock out contents of VISI register					
0000	883C24	MOV W4, VISI					
0000	000000	NOP					
0001	_	Clock out contents of VISI register					
0000	883C25	MOV W5, VISI					
0000	000000	NOP					
0001	_	Clock out contents of VISI register					
Step 5: Reset	Step 5: Reset the device internal PC.						
0000	040100	GOTO 0x100					
0000	000000	NOP					
Step 6: Repeat Steps 3-5 until all 736 instruction words of executive memory are read.							

13.0 AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS

TABLE 13-1: AC/DC CHARACTERISTICS

AC/DC CHARACTERISTICS AC/DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended				
Param. No.	Sym	Characteristic	Min	Max	Units	Conditions	
D110	Vінн	High Programming Voltage on MCLR/VPP	9.00	13.25	V	_	
D112	IPP	Programming Current on MCLR/VPP	_	300	μΑ	_	
D113	IDDP	Supply Current during programming	_	30	mA	Row Erase Program memory	
			_	30	mA	Row Erase Data EEPROM	
			_	30	mA	Bulk Erase	
D001	VDD	Supply voltage	2.5	5.5	V	_	
D002	VDDBULK	Supply voltage for Bulk Erase programming	4.5	5.5	V	_	
D031	VIL	Input Low Voltage	Vss	0.2 Vss	V	_	
D041	VIH	Input High Voltage	0.8 VDD	VDD	V	_	
D080	Vol	Output Low Voltage	_	0.6	V	IOL = 8.5 mA	
D090	Vон	Output High Voltage	VDD - 0.7		V	Iон = -3.0 mA	
D012	Сю	Capacitive Loading on I/O Pin (PGD)	_	50	pF	To meet AC specifications	
P1	TSCLK	Serial Clock (PGC) period	50	_	ns	ICSP™ mode	
			1	_	μs	Enhanced ICSP mode	
P1a	TSCLKL	Serial Clock (PGC) low time	20		ns	ICSP mode	
			400	1	ns	Enhanced ICSP mode	
P1b	TSCLKH	Serial Clock (PGC) high time	20	_	ns	ICSP mode	
			400	_	ns	Enhanced ICSP mode	
P2	TSET1	Input Data Setup Timer to PGC ↓	15		ns	_	
P3	THLD1	Input Data Hold Time from PGC \downarrow	15		ns	_	
P4	TDLY1	Delay between 4-bit command and command operand	20		ns	_	
P4a	TDLY1a	Delay between 4-bit command operand and next 4-bit command	20	_	ns	_	
P5	TDLY2	Delay between last PGC ↓of command to first PGC ↑ of VISI output	20	_	ns	_	
P6	TSET2	VDD ↑ setup time to MCLR/VPP	100		ns	_	
P7	THLD2	Input data hold time from MCLR/VPP ↑	2	_	μs	ICSP mode	
			5	_	ms	Enhanced ICSP mode	
P8	TDLY3	Delay between last PGC ↓of command word to PGD driven ↑ by programming executive	20	_	μs	_	
P9a	TDLY4	Programming Executive Command processing time	10	_	μs	_	

APPENDIX A: DEVICE-SPECIFIC INFORMATION

A.1 Checksum Computation

The checksum computation is described in **Section 6.8** "Checksum Computation". Table A-1 shows how this 16-bit computation can be made for each dsPIC30F device. Computations for read code protection are shown both enabled and disabled. The checksum values assume that the Configuration registers are also erased. However, when code protection is enabled, the value of the FGS register is assumed to be 0x5.

TABLE A-1: CHECKSUM COMPUTATION

A.2 dsPIC30F5011 and dsPIC30F5013

A.2.1 ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 before the device is chip erased. The steps to perform this action are shown in Table 11-4.

A.2.2 ENHANCED ICSP PROGRAMMING

The dsPIC30F5011 and dsPIC30F5013 processors require that the FBS and FSS registers be programmed with 0x0000 using the PROGC command before the ERASEB command is used to erase the chip.

Device	Read Code Protection	Checksum Computation	Erased Value	Value with 0xAAAAAA at 0x0 and Last Code Address
dsPIC30F2010	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F2011	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F2012	Disabled	CFGB+SUM(0:001FFF)	0xD406	0xD208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3010	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3011	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3012	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3013	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F3014	Disabled	CFGB+SUM(0:003FFF)	0xA406	0xA208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4011	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4012	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F4013	Disabled	CFGB+SUM(0:007FFF)	0x4406	0x4208
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5011	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5013	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404
dsPIC30F5015	Disabled	CFGB+SUM(0:00AFFF)	0xFC06	0xFA08
	Enabled	CFGB	0x0404	0x0404

Item Description:

SUM(a:b) = Byte sum of locations a to b inclusive (all 3 bytes of code memory)

CFGB = **Configuration Block (masked)** = Byte sum of ((FOSC&0xC10F) + (FWDT&0x803F) + (FBORPOR&0x87B3) + (FBS&0x310F) + (FSS&0x330F) + (FGS&0x0007) + (FICD&0xC003))