

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, I ² S, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6014at-20e-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.5.3 PROGRAMMING VERIFICATION

Once code memory is programmed, the contents of memory can be verified to ensure that programming was successful. Verification requires code memory to be read back and compared against the copy held in the programmer's buffer.

The READP command can be used to read back all the programmed code memory.

Alternatively, you can have the programmer perform the verification once the entire device is programmed using a checksum computation, as described in Section 6.8 "Checksum Computation".

5.6 Data EEPROM Programming

5.6.1 OVERVIEW

The panel architecture for the data EEPROM memory array consists of 128 rows of sixteen 16-bit data words. Each panel stores 2K words. All devices have either one or no memory panels. Devices with data EEPROM provide either 512 words, 1024 words or 2048 words of memory on the one panel (see Table 5-3).

TABLE 5-3:DATA EEPROM SIZE

Device	Data EEPROM Size (Words)	Number of Rows
dsPIC30F2010	512	32
dsPIC30F2011	0	0
dsPIC30F2012	0	0
dsPIC30F3010	512	32
dsPIC30F3011	512	32
dsPIC30F3012	512	32
dsPIC30F3013	512	32
dsPIC30F3014	512	32
dsPIC30F4011	512	32
dsPIC30F4012	512	32
dsPIC30F4013	512	32
dsPIC30F5011	512	32
dsPIC30F5013	512	32
dsPIC30F5015	512	32
dsPIC30F5016	512	32
dsPIC30F6010	2048	128
dsPIC30F6010A	2048	128
dsPIC30F6011	1024	64
dsPIC30F6011A	1024	64
dsPIC30F6012	2048	128
dsPIC30F6012A	2048	128
dsPIC30F6013	1024	64
dsPIC30F6013A	1024	64
dsPIC30F6014	2048	128
dsPIC30F6014A	2048	128
dsPIC30F6015	2048	128

5.6.2 PROGRAMMING METHODOLOGY

The programming executive uses the PROGD command to program the data EEPROM. Figure 5-4 illustrates the flowchart of the process. Firstly, the number of rows to program (RemainingRows) is based on the device size, and the destination address (DestAddress) is set to '0'. In this example, 128 rows (2048 words) of data EEPROM will be programmed.

The first PROGD command programs the first row of data EEPROM. Once the command completes successfully, 'RemainingRows' is decremented by 1 and compared with 0. Since there are 127 more rows to program, 'BaseAddress' is incremented by 0x20 to point to the next row of data EEPROM. This process is then repeated until all 128 rows of data EEPROM are programmed.

FIGURE 5-4:

FLOWCHART FOR PROGRAMMING dsPIC30F6014A DATA EEPROM



Bit Field	Register	Description
EBS	FBS	Boot Segment Data EEPROM Code Protection (only present in dsPIC30F5011/ 5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = No Data EEPROM is reserved for Boot Segment 0 = 128 bytes of Data EEPROM are reserved for Boot Segment in dsPIC30F5011/ 5013, and 256 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015
BSS<2:0>	FBS	Boot Segment Program Memory Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 111 = No Boot Segment 110 = Standard security; Small-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF] 101 = Standard security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x000FFF] 100 = Standard security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0001FF] 011 = No Boot Segment 010 = High security; Small-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF] 011 = High security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x0003FF] 001 = High security; Medium-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x000FFF] 001 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x000FFF] 000 = High security; Large-sized Boot Program Flash [Boot Segment starts after BS and ends at 0x000FFF]
BWRP	FBS	Boot Segment Program Memory Write Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 1 = Boot Segment program memory is not write-protected 0 = Boot Segment program memory is write-protected
RSS<1:0>	FSS	Secure Segment Data RAM Code Protection (only present in dsPIC30F5011/ 5013/6010A/6011A/6012A/6013A/6014A/6015) 11 = No Data RAM is reserved for Secure Segment 10 = Small-sized Secure RAM [(256 - N) bytes of RAM are reserved for Secure Segment] 01 = Medium-sized Secure RAM [(768 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/ 5013, and (2048 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/ 6015] 00 = Large-sized Secure RAM [(1024 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/ 5013, and (4096 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/ 6015] 00 = Large-sized Secure RAM [(1024 - N) bytes of RAM are reserved for Secure Segment in dsPIC30F5011/ 5013, and (4096 - N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/ 6015] where N = Number of bytes of RAM reserved for Boot Sector.
ESS<1:0>	FSS	 Secure Segment Data EEPROM Code Protection (only present in dsPIC30F5011/5013/6010A/6011A/6012A/6013A/6014A/6015) 11 = No Data EEPROM is reserved for Secure Segment 10 = Small-sized Secure Data EEPROM [(128 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, and (256 – N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015] 01 = Medium-sized Secure Data EEPROM [(256 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, and (512 – N) bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015] 01 = Large-sized Secure Data EEPROM [(512 – N) bytes of Data EEPROM [(512 – N) bytes of Data EEPROM are reserved for Secure Segment in dsPIC30F5011/5013, (1024 – N) bytes in dsPIC30F6011A/6013A, and (2048 – N) bytes in dsPIC30F6010A/6011A/6013A, and (2048 – N) bytes in dsPIC30F6010A/6012A/6014A/6015]

TABLE 5-7: CONFIGURATION BITS DESCRIPTION (CONTINUED)

5.8 Exiting Enhanced ICSP Mode

The Enhanced ICSP mode is exited by removing power from the device or bringing MCLR to VIL. When normal user mode is next entered, the program that was stored using Enhanced ICSP will execute.

FIGURE 5-5: CONFIGURATION BIT PROGRAMMING FLOW



6.0 OTHER PROGRAMMING FEATURES

6.1 Erasing Memory

Memory is erased by using an ERASEB, ERASED or ERASEP command, as detailed in Section 8.5 "Command Descriptions". Code memory can be erased by row using ERASEP. Data EEPROM can be erased by row using ERASED. When memory is erased, the affected memory locations are set to '1's.

ERASEB provides several Bulk Erase options. Performing a Chip Erase with the ERASEB command clears all code memory, data EEPROM and code protection registers. Alternatively, ERASEB can be used to selectively erase either all code memory or data EEPROM. Erase options are summarized in Table 6-1.

Command	Affected Region	
ERASEB	Entire chip ⁽¹⁾ or all code memory or all data EEPROM, or erase by segment	
ERASED	Specified rows of data EEPROM	
ERASEP(2)	Specified rows of code memory	

TABLE 6-1: ERASE OPTIONS

Note 1: The system operation Configuration registers and device ID registers are not erasable.

2: ERASEP cannot be used to erase codeprotect Configuration bits. These bits must be erased using ERASEB.

6.2 Modifying Memory

Instead of bulk-erasing the device before programming, it is possible that you may want to modify only a section of an already programmed device. In this situation, Chip Erase is not a realistic option.

Instead, you can erase selective rows of code memory and data EEPROM using ERASEP and ERASED, respectively. You can then reprogram the modified rows with the PROGP and PROGD command pairs. In these cases, when code memory is programmed, single-panel programming must be specified in the PROGP command.

For modification of Advanced Code Protection bits for a particular segment, the entire chip must first be erased with the ERASEB command. Alternatively, on devices that support Advanced Security, individual segments (code and/or data EEPROM) may be erased, by suitably changing the MS (Memory Select) field in the ERASEB command. The code-protect Configuration bits can then be reprogrammed using the PROGC command.

Note: If read or write code protection is enabled for a segment, no modifications can be made to that segment until code protection is disabled. Code protection can only be disabled by performing a Chip Erase or by performing a Segment Erase operation for the required segment.

6.3 Reading Memory

The READD command reads the data EEPROM, Configuration bits and device ID of the device. This command only returns 16-bit data and operates on 16-bit registers. READD can be used to return the entire contents of data EEPROM.

The READP command reads the code memory of the device. This command only returns 24-bit data packed as described in Section 8.3 "Packed Data Format". READP can be used to read up to 32K instruction words of code memory.

Note:	Reading	an	unin	npleme	nted	me	emory
	location	cau	ses	the	prog	gran	nming
	executive	to re	set. /	All rea	dd ar	nd F	READP
	command	ls mr	nust	specif	y o	nly	valid
	memory lo	ocatio	ons.				

6.4 Programming Executive Software Version

At times, it may be necessary to determine the version of programming executive stored in executive memory. The QVER command performs this function. See **Section 8.5.11 "QVER Command**" for more details about this command.

6.5 Data EEPROM Information in the Hexadecimal File

To allow portability of code, the programmer must read the data EEPROM information from the hexadecimal file. If data EEPROM information is not present, a simple warning message should be issued by the programmer. Similarly, when saving a hexadecimal file, all data EEPROM information must be included. An option to not include the data EEPROM information can be provided.

Microchip Technology Inc. believes that this feature is important for the benefit of the end customer.

clocked out. The programmer can begin to clock out the response 20 μ sec after PGD is brought low, and it must provide the necessary amount of clock pulses to receive the entire response from the programming executive.

Once the entire response is clocked out, the programmer should terminate the clock on PGC until it is time to send another command to the programming executive. This protocol is illustrated in Figure 7-2.

7.3 SPI Rate

In Enhanced ICSP mode, the dsPIC30F operates from the fast internal RC oscillator, which has a nominal frequency of 7.37 MHz. This oscillator frequency yields an effective system clock frequency of 1.84 MHz. Since the SPI module operates in Slave mode, the programmer must limit the SPI clock rate to a frequency no greater than 1 MHz.

Note:	If the programmer provides the SPI with a clock faster than 1 MHz, the behavior of		
	the programming executive will be unpredictable.		

7.4 Time Outs

The programming executive uses no Watchdog Timer or time out for transmitting responses to the programmer. If the programmer does not follow the flow control mechanism using PGC, as described in Section 7.2 "Communication Interface and Protocol", it is possible that the programming executive will behave unexpectedly while trying to send a response to the programmer. Since the programming executive has no time out, it is imperative that the programmer correctly follow the described communication protocol.

As a safety measure, the programmer should use the command time outs identified in Table 8-1. If the command time out expires, the programmer should reset the programming executive and start programming the device again.

FIGURE 7-2: PROGRAMMING EXECUTIVE – PROGRAMMER COMMUNICATION PROTOCOL



8.0 PROGRAMMING EXECUTIVE COMMANDS

8.1 Command Set

The programming executive command set is shown in Table 8-1. This table contains the opcode, mnemonic, length, time out and description for each command. Functional details on each command are provided in the command descriptions (see Section 8.5 "Command Descriptions").

8.2 Command Format

All programming executive commands have a general format consisting of a 16-bit header and any required data for the command (see Figure 8-1). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

FIGURE 8-1: COMMAND FORMAT

15 12	11	0
Opcode	Length	
Command Data First Word (if required)		
•		
•		
Command Data Last Word (if required)		

The command opcode must match one of those in the command set. Any command that is received which does not match the list in Table 8-1 will return a "NACK" response (see Section 9.2.1 "Opcode Field").

The command length is represented in 16-bit words since the SPI operates in 16-bit mode. The programming executive uses the Command Length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the programming executive.

8.3 Packed Data Format

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format shown in Figure 8-2. This format minimizes traffic over the SPI and provides the programming executive with data that is properly aligned for performing table write operations.

FIGURE 8-2:	PACKED INSTRUCTION
	WORD FORMAT

15 8	7 0
ls	w1
MSB2	MSB1
ls	w2

Iswx: Least significant 16 bits of instruction word MSBx: Most Significant Byte of instruction word

Note:	When the number of instruction words		
	transferred is odd, MSB2 is zero and Isw2		
	cannot be transmitted.		

8.4 Programming Executive Error Handling

The programming executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the programming executive, no checking is performed on the data contained in the Programmer command. It is the responsibility of the programmer to command the programming executive with valid command arguments, or the programming operation may fail. Additional information on error handling is provided in Section 9.2.3 "QE_Code Field".

8.5 Command Descriptions

All commands that are supported by the programming executive are described in Section 8.5.1 "SCHECK Command" through Section 8.5.11 "QVER Command".

8.5.1 SCHECK COMMAND

15	12	11	0
	Opcode	Length	

Field	Description
Opcode	0x0
Length	0x1

The SCHECK command instructs the programming executive to do nothing, but generate a response. This command is used as a "sanity check" to verify that the programming executive is operational.

Expected Response (2 words):

0x1000 0x0002

Note: This instruction is not required for programming, but is provided for development purposes only.

8.5.2 READD COMMAND

15	12	11 8 7 0			0
Opcode				Length	
Reserved0				Ν	
Reser		ved1		Addr_MSB	
		Addr_	LS		

Field	Description
Opcode	0x1
Length	0x4
Reserved0	0x0
Ν	Number of 16-bit words to read (max of 2048)
Reserved1	0x0
Addr_MSB	MSB of 24-bit source address
Addr_LS	LS 16 bits of 24-bit source address

The READD command instructs the programming executive to read N 16-bit words of memory starting from the 24-bit address specified by Addr_MSB and Addr_LS. This command can only be used to read 16-bit data. It can be used to read data EEPROM, Configuration registers and the device ID.

Expected Response (2+N words):

0x1100 N + 2 Data word 1

Data word N

Note: Reading unimplemented memory will cause the programming executive to reset.

dsPIC30F Flash Programming Specification

8.5.7 ERASEB COMMAND

15 12	11	2	0
Opcode	Length		
	Reserved	MS	3

Field	Description
Opcode	0x7
Length	0x2
Reserved	0x0
MS	Select memory to erase: 0x0 = All Code in General Segment 0x1 = All Data EEPROM in General Segment $0x2 = All Code and Data EEPROM inGeneral Segment, interrupt vectors andFGS Configuration register0x3 = Full Chip Erase0x4 = All Code and Data EEPROM inBoot, Secure and General Segments,and FBS, FSS and FGS Configurationregisters0x5 = All Code and Data EEPROM inSecure and General Segments, andFSS and FGS Configuration registers0x6 = All Data EEPROM in BootSegment0x7 = All Data EEPROM in SecureSegment$

The ERASEB command performs a Bulk Erase. The MS field selects the memory to be bulk erased, with options for erasing Code and/or Data EEPROM in individual memory segments.

When Full Chip Erase is selected, the following memory regions are erased:

- All code memory (even if code-protected)
- All data EEPROM
- All code-protect Configuration registers

Only the executive code memory, Unit ID, device ID and Configuration registers that are not code-protected remain intact after a Chip Erase.

Expected Response (2 words):

0x1700 0x0002

> Note: A Full Chip Erase cannot be performed in low-voltage programming systems (VDD less than 4.5 volts). ERASED and ERASEP must be used to erase code memory, executive memory and data memory. Alternatively, individual Segment Erase operations may be performed.

8.5.8 ERASED COMMAND

15	12	11	8	7	0
Opcode				Length	
Num_Rov		Rows		Addr_MSB	
			Addr	LS	

Field	Description
Opcode	0x8
Length	0x3
Num_Rows	Number of rows to erase (max of 128)
Addr_MSB	MSB of 24-bit base address
Addr_LS	LS 16 bits of 24-bit base address

The ERASED command erases the specified number of rows of data EEPROM from the specified base address. The specified base address must be a multiple of 0x20. Since the data EEPROM is mapped to program space, a 24-bit base address must be specified.

After the erase is performed, all targeted bytes of data EEPROM will contain 0xFF.

Expected Response (2 words): 0x1800 0x0002

Note: The ERASED command cannot be used to erase the Configuration registers or device ID. Code-protect Configuration registers can only be erased with the ERASEB command, while the device ID is read-only.

11.2.2 REGOUT SERIAL INSTRUCTION EXECUTION

The REGOUT control code allows for data to be extracted from the device in ICSP mode. It is used to clock the contents of the VISI register out of the device over the PGD pin. Once the REGOUT control code is received, eight clock cycles are required to process the command. During this time, the CPU is held idle. After these eight cycles, an additional 16 cycles are required to clock the data out (see Figure 11-3).

The REGOUT instruction is unique because the PGD pin is an input when the control code is transmitted to the device. However, once the control code is processed, the PGD pin becomes an output as the VISI register is shifted out. After the contents of the VISI are shifted out, PGD becomes an input again as the state machine holds the CPU idle until the next 4-bit control code is shifted in.

Note: Once the contents of VISI are shifted out, the dsPIC[®] DSC device maintains PGD as an output until the first rising edge of the next clock is received.











TABLE 11-5:SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY
(EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description			
Step 6: Updat	Step 6: Update the row address stored in NVMADRU:NVMADR. When W6 rolls over to 0x0, NVMADRU must be				
incren	nented.				
0000	430307	ADD W6, W7, W6			
0000	AF0042	BTSC SR, #C			
0000	EC2764	INC NVMADRU			
0000	883B16	MOV W6, NVMADR			
Step 7: Reset	device internal PC.				
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 8: Repea	at Steps 3-7 until all I	ows of code memory are erased.			
Step 9: Initiali	ze NVMADR and N	MADRU to erase executive memory and initialize W7 for row address updates.			
0000	EB0300	CLR W6			
0000	883B16	MOV W6, NVMADR			
0000	200807	MOV #0x80, W7			
0000	883B27	MOV W/, NVMADRU			
Ctor 10: Cot N	200407				
Step 10: Set I		row of executive memory.			
0000	24071A	MOV #0x4071, W10			
0000	883B0A	MOV W10, NVMCON			
Step 11: Unlo	ck the NVMCON to e	erase 1 row of executive memory.			
0000	200558	MOV #0x55, W8			
0000	883B38	MOV W8, NVMKEY			
0000	200AA9	MOV #0xAA, W9			
	883839	MOV W9, NVMKEY			
Step 12: Initia	te the erase cycle.				
0000	A8E761	BSET NVMCON, #WR			
0000	000000	NOP			
0000	000000	NOP			
_	_	Timing Requirements")			
0000	00000	NOP			
0000	000000	NOP			
0000	A9E761	BCLR NVMCON, #WR			
0000	000000	NOP			
0000	000000	NOP			
Step 13: Upda	ate the row address	stored in NVMADR.			
0000	430307	ADD W6, W7, W6			
0000	883B16	MOV W6, NVMADR			
Step 14: Rese	et device internal PC				
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 15: Repe	eat Steps 10-14 until	all 24 rows of executive memory are erased.			
Step 16: Initia	lize NVMADR and N	VMADRU to erase data memory and initialize W7 for row address updates.			
0000	2xxxx6	MOV # <lower 16-bits="" address="" data="" eeprom="" of="" starting="">. W6</lower>			
0000	883B16	MOV W6, NVMADR			
0000	2007F6	MOV #0x7F, W6			
0000	883B16	MOV W6, NVMADRU			
0000	200207	MOV #0x20, W7			
Step 17: Set N	WMCON to erase 1	row of data memory.			
0000	24075A	MOV #0x4075, W10			
0000	883B0A	MOV W10, NVMCON			

11.9 Writing Data EEPROM

The procedure for writing data EEPROM is very similar to the procedure for writing code memory, except that fewer words are programmed in each operation. When writing data EEPROM, one row of data EEPROM is programmed at a time. Each row consists of sixteen 16-bit data words. Since fewer words are programmed during each operation, only working registers W0:W3 are used as temporary holding registers for the data to be programmed.

Table 11-9 shows the ICSP programming details for writing data EEPROM. Note that a different NVMCON value is required to write to data EEPROM, and that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data EEPROM).

TABLE 11-9:	SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM

Command (Binary)	Data (Hexadecimal)	Description			
Step 1: Exit th	e Reset vector.				
0000	040100	GOTO 0x100			
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 2: Set th	Step 2: Set the NVMCON to write 16 data words.				
0000	24005A	MOV #0x4005, W10			
0000	883B0A	MOV W10, NVMCON			
Step 3: Initiali	ze the write pointer	W7) for TBLWT instruction.			
0000	2007F0	MOV #0x7F, W0			
0000	880190	MOV W0, TBLPAG			
0000	2xxxx7	MOV # <destinationaddress15:0>, W7</destinationaddress15:0>			
Step 4: Load	W0:W3 with the nex	4 data words to program.			
0000	2xxxx0	MOV # <wordo>, WO</wordo>			
0000	2xxxx1	MOV # <word1>, W1</word1>			
0000	2xxxx2	MOV # <word2>, W2</word2>			
0000	2xxxx3	MOV # <word3>, W3</word3>			
Step 5: Set th	e read pointer (W6)	and load the (next set of) write latches.			
0000	EB0300	CLR W6			
0000	000000	NOP			
0000	BB1BB6	TBLWTL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BB1BB6	TBLWTL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BB1BB6	TBLWTL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BB1BB6	TBLWTL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
Step 6: Repeat steps 4-5 four times to load the write latches for 16 data words.					

11.10 Reading Code Memory

Reading from code memory is performed by executing a series of TBLRD instructions and clocking out the data using the REGOUT command. To ensure efficient execution and facilitate verification on the programmer, four instruction words are read from the device at a time.

Table 11-10 shows the ICSP programming details for reading code memory. In Step 1, the Reset vector is exited. In Step 2, the 24-bit starting source address for reading is loaded into the TBLPAG and W6 registers. The upper byte of the starting source address is stored to TBLPAG, while the lower 16 bits of the source address are stored to W6.

To minimize the reading time, the packed instruction word format that was utilized for writing is also used for reading (see Figure 11-5). In Step 3, the write pointer W7 is initialized, and four instruction words are read from code memory and stored to working registers W0:W5. In Step 4, the four instruction words are clocked out of the device from the VISI register using the REGOUT command. In Step 5, the internal PC is reset to 0x100, as a precautionary measure, to prevent the PC from incrementing into unimplemented memory when large devices are being read. Lastly, in Step 6, Steps 3-5 are repeated until the desired amount of code memory is read.

TABLE 11-10:	SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY

Command (Binary)	Data (Hexadecimal)		Description
Step 1: Exit th	ne Reset vector.		
0000	040100	GOTO 0x100	
0000	040100	GOTO 0x100	
0000	000000	NOP	
Step 2: Initiali	ze TBLPAG and	the read point	er (W6) for TBLRD instruction.
0000	200xx0	MOV	# <sourceaddress23:16>, W0</sourceaddress23:16>
0000	880190	MOV	W0, TBLPAG
0000	2xxxx6	MOV	# <sourceaddress15:0>, W6</sourceaddress15:0>
Step 3: Initiali	ze the write point	er (W7) and s	tore the next four locations of code memory to W0:W5.
0000	EB0380	CLR	W7
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	'T'BLRDH.B	[++W6], [W//++]
0000	000000	NOP	
0000	000000	NOP	
0000	BAUBB6	TRTKDT	[W0++], [W/]
0000	000000	NOP	
0000	000000	NOP	

Command (Binary)	Data (Hexadecimal)	Description			
Step 4: Output W0:W5 using the VISI register and REGOUT command.					
0000	883C20	MOV W0, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C21	MOV W1, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C22	MOV W2, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C23	MOV W3, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C24	MOV W4, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C25	MOV W5, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
Step 5: Reset	Step 5: Reset the device internal PC.				
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 6: Repeat steps 3-5 until all desired code memory is read.					

TABLE 11-10: SERIAL INSTRUCTION EXECUTION FOR READING CODE MEMORY (CONTINUED)

11.11 Reading Configuration Memory

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Since there are seven Configuration registers, they are read one register at a time. Table 11-11 shows the ICSP programming details for reading all of the configuration memory. Note that the TBLPAG register is hard-coded to 0xF8 (the upper byte address of configuration memory), and the read pointer W6 is initialized to 0x0000.

TABLE 11-11: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

Command (Binary)	Data (Hexadecimal)	Description			
Step 1: Exit th	Step 1: Exit the Reset vector.				
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP			
Step 2: Initializ	ze TBLPAG, and	the read pointer (W6) and the write pointer (W7) for TBLRD instruction.			
0000 0000 0000 0000 0000	200F80 880190 EB0300 EB0380 000000	MOV #0xF8, W0 MOV W0, TBLPAG CLR W6 CLR W7 NOP			
Step 3: Read	Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).				
0000 0000 0000 0000 0000 0000	BA0BB6 000000 000000 883C20 000000	TBLRDL [W6++], [W7] NOP NOP MOV W0, VISI NOP			
Step 4: Output the VISI register using the REGOUT command.					
0001 0000	<visi> 000000</visi>	Clock out contents of VISI register NOP			
Step 5: Reset device internal PC.					
0000 0000	040100 000000	GOTO 0x100 NOP			
Step 6: Repeat steps 3-5 six times to read all of configuration memory.					

11.12 Reading Data Memory

The procedure for reading data memory is similar to that of reading code memory, except that 16-bit data words are read instead of 24-bit words. Since less data is read in each operation, only working registers W0:W3 are used as temporary holding registers for the data to be read.

Table 11-12 shows the ICSP programming details for reading data memory. Note that the TBLPAG register is hard-coded to 0x7F (the upper byte address of all locations of data memory).

TABLE 11-12: SERIAL INSTRUCTION EXECUTION FOR READING DATA MEMORY

Command (Binary)	Data (Hexadecimal)	Description			
Step 1: Exit th	Step 1: Exit the Reset vector.				
0000	040100	GOTO 0x100			
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 2: Initialize TBLPAG and the read pointer (W6) for TBLRD instruction.					
0000	2007F0	MOV #0x7F, W0			
0000	880190	MOV W0, TBLPAG			
0000	2xxxx6	MOV # <sourceaddress15:0>, W6</sourceaddress15:0>			
Step 3: Initiali	ze the write point	er (W7) and store the next four locations of code memory to W0:W5.			
0000	EB0380	CLR W7			
0000	000000	NOP			
0000	BA1BB6	TBLRDL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BA1BB6	TBLRDL [W6++], [W7++]			
0000	000000	NOP			
0000	000000	NOP			
0000	BA1BB6	TBLRDL [W6++], [W7++]			
0000	000000	NOP			
0000	000000				
0000	BAIBBO	TBLRDL [W0++], [W/++]			
0000	000000	NOP			
Step 4: Outpu	t W0:W5 using th	ne VISI register and REGOLIT command			
0000	883020	MOV WU, VISI			
0000		NOP			
0001	000000	NOD			
0000	883021				
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C22	MOV W2, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
0000	883C23	MOV W3, VISI			
0000	000000	NOP			
0001	<visi></visi>	Clock out contents of VISI register			
0000	000000	NOP			
Step 5: Reset	device internal F	2C.			
0000	040100	GOTO 0x100			
0000	000000	NOP			
Step 6: Repeat steps 3-5 until all desired data memory is read.					

12.2 Programming Verification

After the programming executive has been programmed to executive memory using ICSP, it must be verified. Verification is performed by reading out the contents of executive memory and comparing it with the image of the programming executive stored in the programmer.

Reading the contents of executive memory can be performed using the same technique described in **Section 11.10 "Reading Code Memory"**. A procedure for reading executive memory is shown in Table 12-2. Note that in Step 2, the TBLPAG register is set to 0x80 such that executive memory may be read.

TABLE 12-2: READING EXECUTIVE MEMORY

Command (Binary)	Data (Hexadecimal)	Description				
Step 1: Exit the Reset vector.						
0000	040100	GOTO 0x100				
0000	040100	GOTO 0x100				
0000	000000	NOP				
Step 2: Initialize TBLPAG and the read pointer (W6) for TBLRD instruction.						
0000	200800	MOV	#0x80, W0			
0000	880190	MOV	W0, TBLPAG			
0000	EB0300	CLR	W6			
Step 3: Initializ	ze the write point	er (W7), and s	store the next four locations of executive memory to W0:W5.			
0000	EB0380	CLR	W7			
0000	000000	NOP				
0000	BA1B96	TBLRDL	[W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBB6	TBLRDH.B	[W6++], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBD6	TBLRDH.B	[++W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BA1BB6	TBLRDL	[W6++], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BA1B96	TBLRDL	[W6], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBB6	TBLRDH.B	[W6++], [W7++]			
0000	000000	NOP				
0000	000000	NOP				
0000	BADBD6	TELEDH.B	[++W6], [W/++]			
0000	000000	NOP				
0000		NOP				
0000	DAIBBO	IDTKAT	[WOTT], [W/]			
0000	000000	NOP				
0000	000000	NOP				

Command (Binary)	Data (Hexadecimal)	Description		
Step 4: Output W0:W5 using the VISI register and REGOUT command.				
0000	883C20	MOV WO, VISI		
0000	000000	NOP		
0001	-	Clock out contents of VISI register		
0000	883C21	MOV W1, VISI		
0000	000000	NOP		
0001	-	Clock out contents of VISI register		
0000	883C22	MOV W2, VISI		
0000	000000	NOP		
0001	-	Clock out contents of VISI register		
0000	883C23	MOV W3, VISI		
0000	000000	NOP		
0001	-	Clock out contents of VISI register		
0000	883C24	MOV W4, VISI		
0000	000000	NOP		
0001	—	Clock out contents of VISI register		
0000	883C25	MOV W5, VISI		
0000	000000	NOP		
0001	-	Clock out contents of VISI register		
Step 5: Reset the device internal PC.				
0000	040100	GOTO 0x100		
0000	000000	NOP		
Step 6: Repeat Steps 3-5 until all 736 instruction words of executive memory are read.				

TABLE 12-2: READING EXECUTIVE MEMORY (CONTINUED)

AC/DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended			
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions
P9b	TDLY5	Delay between PGD ↓by programming executive to PGD released by programming executive	15	_	μs	—
P10	TDLY6	Delay between PGD released by programming executive to first PGC ↑ of response	5	_	μs	_
P11	TDLY7	Delay between clocking out response words	10	—	μs	—
P12a	TPROG	Row Programming cycle time	1	4	ms	ICSP mode
P12b	TPROG	Row Programming cycle time	0.8	2.6	ms	Enhanced ICSP mode
P13a	Tera	Bulk/Row Erase cycle time	1	4	ms	ICSP mode
P13b	TERA	Bulk/Row Erase cycle time	0.8	2.6	ms	Enhanced ICSP mode

TABLE 13-1: AC/DC CHARACTERISTICS (CONTINUED)

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-636-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10