

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

E·XF

Betans	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Motor Control PWM, QEI, POR, PWM, WDT
Number of I/O	52
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6015-20i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### 5.5.3 PROGRAMMING VERIFICATION

Once code memory is programmed, the contents of memory can be verified to ensure that programming was successful. Verification requires code memory to be read back and compared against the copy held in the programmer's buffer.

The READP command can be used to read back all the programmed code memory.

Alternatively, you can have the programmer perform the verification once the entire device is programmed using a checksum computation, as described in Section 6.8 "Checksum Computation".

## 5.6 Data EEPROM Programming

#### 5.6.1 OVERVIEW

The panel architecture for the data EEPROM memory array consists of 128 rows of sixteen 16-bit data words. Each panel stores 2K words. All devices have either one or no memory panels. Devices with data EEPROM provide either 512 words, 1024 words or 2048 words of memory on the one panel (see Table 5-3).

TABLE 5-3:DATA EEPROM SIZE

TADLE J-J. DATA LEFROW JIZE			
Device	Data EEPROM Size (Words)	Number of Rows	
dsPIC30F2010	512	32	
dsPIC30F2011	0	0	
dsPIC30F2012	0	0	
dsPIC30F3010	512	32	
dsPIC30F3011	512	32	
dsPIC30F3012	512	32	
dsPIC30F3013	512	32	
dsPIC30F3014	512	32	
dsPIC30F4011	512	32	
dsPIC30F4012	512	32	
dsPIC30F4013	512	32	
dsPIC30F5011	512	32	
dsPIC30F5013	512	32	
dsPIC30F5015	512	32	
dsPIC30F5016	512	32	
dsPIC30F6010	2048	128	
dsPIC30F6010A	2048	128	
dsPIC30F6011	1024	64	
dsPIC30F6011A	1024	64	
dsPIC30F6012	2048	128	
dsPIC30F6012A	2048	128	
dsPIC30F6013	1024	64	
dsPIC30F6013A	1024	64	
dsPIC30F6014	2048	128	
dsPIC30F6014A	2048	128	
dsPIC30F6015	2048	128	


### 5.6.2 PROGRAMMING METHODOLOGY

The programming executive uses the PROGD command to program the data EEPROM. Figure 5-4 illustrates the flowchart of the process. Firstly, the number of rows to program (RemainingRows) is based on the device size, and the destination address (DestAddress) is set to '0'. In this example, 128 rows (2048 words) of data EEPROM will be programmed.

The first PROGD command programs the first row of data EEPROM. Once the command completes successfully, 'RemainingRows' is decremented by 1 and compared with 0. Since there are 127 more rows to program, 'BaseAddress' is incremented by 0x20 to point to the next row of data EEPROM. This process is then repeated until all 128 rows of data EEPROM are programmed.

FIGURE 5-4:

#### FLOWCHART FOR PROGRAMMING dsPIC30F6014A DATA EEPROM



#### 5.6.3 PROGRAMMING VERIFICATION

Once the data EEPROM is programmed, the contents of memory can be verified to ensure that the programming was successful. Verification requires the data EEPROM to be read back and compared against the copy held in the programmer's buffer. The READD command reads back the programmed data EEPROM.

Alternatively, the programmer can perform the verification once the entire device is programmed using a checksum computation, as described in **Section 6.8 "Checksum Computation"**.

Note: TBLRDL instructions executed within a REPEAT loop must not be used to read from Data EEPROM. Instead, it is recommended to use PSV access.

#### 5.7 Configuration Bits Programming

#### 5.7.1 OVERVIEW

The dsPIC30F has Configuration bits stored in seven 16-bit registers. These bits can be set or cleared to select various device configurations. There are two types of Configuration bits: system-operation bits and code-protect bits. The system-operation bits determine the power-on settings for system-level components such as the oscillator and Watchdog Timer. The codeprotect bits prevent program memory from being read and written. The FOSC Configuration register has three different register descriptions, based on the device. The FOSC Configuration register description for the dsPIC30F2010 and dsPIC30F6010/6011/6012/6013/ 6014 devices are shown in Table 5-4.

Note: If user software performs an erase operation on the configuration fuse, it must be followed by a write operation to this fuse with the desired value, even if the desired value is the same as the state of the erased fuse.

The FOSC Configuration register description for the dsPIC30F4011/4012 and dsPIC30F5011/5013 devices is shown in Table 5-5.

The FOSC Configuration register description for all remaining devices (dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013, dsPIC30F3014/ 4013, dsPIC30F5015 and dsPIC30F6011A/6012A/ 6013A/ 6014A) is shown in Table 5-6. Always use the correct register descriptions for your target processor.

The FWDT, FBORPOR, FBS, FSS, FGS and FICD Configuration registers are not device-dependent. The register descriptions for these Configuration registers are shown in Table 5-7.

The Device Configuration register maps are shown in Table 5-8 through Table 5-11.

TABLE 5-4:	FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2010 AND
	dsPIC30F6010/6011/6012/6013/6014

Bit Field	Register	Description
FCKSM<1:0>	FOSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FOS<1:0>	FOSC	Oscillator Source Selection on POR 11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)
FPR<3:0>	FOSC	<ul> <li>Primary Oscillator Mode</li> <li>1111 = ECIO w/PLL 16X – External Clock mode with 16X PLL. OSC2 pin is I/O</li> <li>110 = ECIO w/PLL 8X – External Clock mode with 8X PLL. OSC2 pin is I/O</li> <li>101 = ECIO w/PLL 4X – External Clock mode with 4X PLL. OSC2 pin is I/O</li> <li>100 = ECIO – External Clock mode. OSC2 pin is I/O</li> <li>101 = EC – External Clock mode. OSC2 pin is system clock output (Fosc/4)</li> <li>101 = ERC – External RC Oscillator mode. OSC2 pin is system clock output (Fosc/4)</li> <li>1000 = ERCIO – External RC Oscillator mode. OSC2 pin is l/O</li> <li>0111 = XT w/PLL 16X – XT Crystal Oscillator mode with 16X PLL</li> <li>0101 = XT w/PLL 8X – XT Crystal Oscillator mode with 8X PLL</li> <li>0101 = XT w/PLL 4X – XT Crystal Oscillator mode with 4X PLL</li> <li>0101 = XT w/PLL 4X – XT Crystal Oscillator mode with 4X PLL</li> <li>0101 = XT - XT Crystal Oscillator mode (4 MHz-10 MHz crystal)</li> <li>001x = HS – HS Crystal Oscillator mode (200 kHz-4 MHz crystal)</li> </ul>

# TABLE 5-5:FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F4011/4012 AND<br/>dsPIC30F5011/5013

Bit Field	Register	Description	
FCKSM<1:0>	FOSC	Clock Switching Mode 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled	
FOS<1:0>	FOSC	Oscillator Source Selection on POR 11 = Primary Oscillator 10 = Internal Low-Power RC Oscillator 01 = Internal Fast RC Oscillator 00 = Low-Power 32 kHz Oscillator (Timer1 Oscillator)	
FPR<3:0>	FOSC	01 = Internal Fast RC Oscillator	

#### TABLE 5-6: FOSC CONFIGURATION BITS DESCRIPTION FOR dsPIC30F2011/2012, dsPIC30F3010/3011/3012/3013/3014, dsPIC30F4013, dsPIC30F5015/5016, dsPIC30F6010A/6011A/6012A/6013A/6014A AND dsPIC30F6015 (CONTINUED)

Bit Field	Register	Description
FPR<4:0>	FOSC	Alternate Oscillator Mode (when FOS<2:0> = 011b)
		1xxxx = Reserved (do not use)
		0111x = Reserved (do not use)
		01101 = Reserved (do not use)
		01100 = ECIO – External clock. OSC2 pin is I/O
		01011 = EC – External clock. OSC2 pin is system clock output (Fosc/4)
		01010 = Reserved (do not use)
		01001 = ERC – External RC oscillator. OSC2 pin is system clock output (Fosc/4)
		01000 = ERCIO – External RC oscillator. OSC2 pin is I/O
		00111 = Reserved (do not use)
		00110 = Reserved (do not use)
		00101 = Reserved (do not use)
		00100 = XT – XT crystal oscillator (4 MHz-10 MHz crystal)
		00010 = HS – HS crystal oscillator (10 MHz-25 MHz crystal)
		00001 = Reserved (do not use)
		00000 = XTL – XTL crystal oscillator (200 kHz-4 MHz crystal)


TABLE 5-7:         CONFIGURATION BITS DESCRIPTION			
Bit Field	Register	Description	
FWPSA<1:0>		Watchdog Timer Prescaler A 11 = 1:512 10 = 1:64 01 = 1:8 00 = 1:1	
FWPSB<3:0>	FWDT	Watchdog Timer Prescaler B 1111 = 1:16 1110 = 1:15 0001 = 1:2 0000 = 1:1	
FWDTEN	FWDT	<ul> <li>Watchdog Enable</li> <li>1 = Watchdog enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect)</li> <li>0 = Watchdog disabled (LPRC oscillator can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>	
MCLREN	FBORPOR	Master Clear Enable1 = Master Clear pin (MCLR) is enabled0 = MCLR pin is disabled	
PWMPIN	FBORPOR	Motor Control PWM Module Pin Mode 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as out- put pins)	
HPOL	FBORPOR	Motor Control PWM Module High-Side Polarity 1 = PWM module high-side output pins have active-high output polarity 0 = PWM module high-side output pins have active-low output polarity	
LPOL	FBORPOR	Motor Control PWM Module Low-Side Polarity 1 = PWM module low-side output pins have active-high output polarity 0 = PWM module low-side output pins have active-low output polarity	
BOREN	FBORPOR	PBOR Enable 1 = PBOR enabled 0 = PBOR disabled	
BORV<1:0>	FBORPOR	Brown-out Voltage Select 11 = 2.0V (not a valid operating selection) 10 = 2.7V 01 = 4.2V 00 = 4.5V	
FPWRT<1:0>	FBORPOR	Power-on Reset Timer Value Select 11 = PWRT = 64 ms 10 = PWRT = 16 ms 01 = PWRT = 4 ms 00 = Power-up Timer disabled	
RBS<1:0>	FBS	Boot Segment Data RAM Code Protection (only present in dsPIC30F5011/5013/ 6010A/6011A/6012A/6013A/6014A/6015) 11 = No Data RAM is reserved for Boot Segment 10 = Small-sized Boot RAM [128 bytes of RAM are reserved for Boot Segment] 01 = Medium-sized Boot RAM [256 bytes of RAM are reserved for Boot Segment] 00 = Large-sized Boot RAM [512 bytes of RAM are reserved for Boot Segment in dsPIC30F5011/5013, and 1024 bytes in dsPIC30F6010A/6011A/6012A/6013A/6014A/6015]	

### TABLE 5-7: CONFIGURATION BITS DESCRIPTION

## 5.8 Exiting Enhanced ICSP Mode

The Enhanced ICSP mode is exited by removing power from the device or bringing MCLR to VIL. When normal user mode is next entered, the program that was stored using Enhanced ICSP will execute.

#### FIGURE 5-5: CONFIGURATION BIT PROGRAMMING FLOW



### 6.6 Configuration Information in the Hexadecimal File

To allow portability of code, the programmer must read the Configuration register locations from the hexadecimal file. If configuration information is not present in the hexadecimal file, a simple warning message should be issued by the programmer. Similarly, while saving a hexadecimal file, all configuration information must be included. An option to not include the configuration information can be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

# 6.7 Unit ID

The dsPIC30F devices contain 32 instructions of Unit ID. These are located at addresses 0x8005C0 through 0x8005FF. The Unit ID can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other such application-specific information.

A Bulk Erase does not erase the Unit ID locations. Instead, erase all executive memory using steps 1-4 as shown in Table 12-1, and program the Unit ID along with the programming executive. Alternately, use a Row Erase to erase the row containing the Unit ID locations.

# 6.8 Checksum Computation

Checksums for the dsPIC30F are 16 bits in size. The checksum is to total sum of the following:

- · Contents of code memory locations
- · Contents of Configuration registers

Table A-1 describes how to calculate the checksum for each device. All memory locations are summed one byte at a time, using only their native data size. More specifically, Configuration and device ID registers are summed by adding the lower two bytes of these locations (the upper byte is ignored), while code memory is summed by adding all three bytes of code memory.

Note: The checksum calculation differs depending on the code-protect setting. Table A-1 describes how to compute the checksum for an unprotected device and a read-protected device. Regardless of the code-protect setting, the Configuration registers can always be read.

# 7.0 PROGRAMMER – PROGRAMMING EXECUTIVE COMMUNICATION

## 7.1 Communication Overview


The programmer and programming executive have a master-slave relationship, where the programmer is the master programming device and the programming executive is the slave.

All communication is initiated by the programmer in the form of a command. Only one command at a time can be sent to the programming executive. In turn, the programming executive only sends one response to the programmer after receiving and processing a command. The programming executive command set is described in Section 8.0 "Programming Executive Commands". The response set is described in Section 9.0 "Programming Executive Responses".

# 7.2 Communication Interface and Protocol

The Enhanced ICSP interface is a 2-wire SPI interface implemented using the PGC and PGD pins. The PGC pin is used as a clock input pin, and the clock source must be provided by the programmer. The PGD pin is used for sending command data to, and receiving response data from, the programming executive. All serial data is transmitted on the falling edge of PGC and latched on the rising edge of PGC. All data transmissions are sent Most Significant bit (MSb) first, using 16-bit mode (see Figure 7-1).

#### FIGURE 7-1: PROGRAMMING EXECUTIVE SERIAL TIMING



Since a 2-wire SPI interface is used, and data transmissions are bidirectional, a simple protocol is used to control the direction of PGD. When the programmer completes a command transmission, it releases the PGD line and allows the programming executive to drive this line high. The programming executive keeps the PGD line high to indicate that it is processing the command.

After the programming executive has processed the command, it brings PGD low for 15  $\mu$ sec to indicate to the programmer that the response is available to be

clocked out. The programmer can begin to clock out the response 20  $\mu$ sec after PGD is brought low, and it must provide the necessary amount of clock pulses to receive the entire response from the programming executive.

Once the entire response is clocked out, the programmer should terminate the clock on PGC until it is time to send another command to the programming executive. This protocol is illustrated in Figure 7-2.

# 7.3 SPI Rate

In Enhanced ICSP mode, the dsPIC30F operates from the fast internal RC oscillator, which has a nominal frequency of 7.37 MHz. This oscillator frequency yields an effective system clock frequency of 1.84 MHz. Since the SPI module operates in Slave mode, the programmer must limit the SPI clock rate to a frequency no greater than 1 MHz.


Note:	If the programmer provides the SPI with a clock faster than 1 MHz, the behavior of			
	the programming executive will be unpredictable.			

## 7.4 Time Outs

The programming executive uses no Watchdog Timer or time out for transmitting responses to the programmer. If the programmer does not follow the flow control mechanism using PGC, as described in Section 7.2 "Communication Interface and Protocol", it is possible that the programming executive will behave unexpectedly while trying to send a response to the programmer. Since the programming executive has no time out, it is imperative that the programmer correctly follow the described communication protocol.

As a safety measure, the programmer should use the command time outs identified in Table 8-1. If the command time out expires, the programmer should reset the programming executive and start programming the device again.

## FIGURE 7-2: PROGRAMMING EXECUTIVE – PROGRAMMER COMMUNICATION PROTOCOL



# 8.0 PROGRAMMING EXECUTIVE COMMANDS

#### 8.1 Command Set

The programming executive command set is shown in Table 8-1. This table contains the opcode, mnemonic, length, time out and description for each command. Functional details on each command are provided in the command descriptions (see Section 8.5 "Command Descriptions").

## 8.2 Command Format

All programming executive commands have a general format consisting of a 16-bit header and any required data for the command (see Figure 8-1). The 16-bit header consists of a 4-bit opcode field, which is used to identify the command, followed by a 12-bit command length field.

#### FIGURE 8-1: COMMAND FORMAT

15 12	11	0
Opcode	Length	
Comn	nand Data First Word (if required)	
•		
•		
Command Data Last Word (if required)		

The command opcode must match one of those in the command set. Any command that is received which does not match the list in Table 8-1 will return a "NACK" response (see Section 9.2.1 "Opcode Field").

The command length is represented in 16-bit words since the SPI operates in 16-bit mode. The programming executive uses the Command Length field to determine the number of words to read from the SPI port. If the value of this field is incorrect, the command will not be properly received by the programming executive.

# 8.3 Packed Data Format

When 24-bit instruction words are transferred across the 16-bit SPI interface, they are packed to conserve space using the format shown in Figure 8-2. This format minimizes traffic over the SPI and provides the programming executive with data that is properly aligned for performing table write operations.

FIGURE 8-2:	PACKED INSTRUCTION
	WORD FORMAT

15	8	7	0
	lsv	w1	
MS	B2	MSB1	
	lsv	w2	

Iswx: Least significant 16 bits of instruction word MSBx: Most Significant Byte of instruction word

Note:	When the number of instruction words
	transferred is odd, MSB2 is zero and Isw2
	cannot be transmitted.

## 8.4 Programming Executive Error Handling

The programming executive will "NACK" all unsupported commands. Additionally, due to the memory constraints of the programming executive, no checking is performed on the data contained in the Programmer command. It is the responsibility of the programmer to command the programming executive with valid command arguments, or the programming operation may fail. Additional information on error handling is provided in Section 9.2.3 "QE\_Code Field".

Bit Field	Register	Description
DEVID<15:0>	DEVID	Encodes the device ID.
PROC<3:0>	DEVREV	Encodes the process of the device (always read as 0x001).
REV<5:0>	DEVREV	Encodes the major revision number of the device. 000000 = A 000001 = B 000010 = C
DOT<5:0>	DEVREV	Encodes the minor revision number of the device. 000000 = 0 000001 = 1 000010 = 2 000011 = 3
Examples:		
Rev A.1 = 0000 000	0 0000 0001	
Rev A.2 = 0000 000	0 0000 0010	
Rev B.0 = 0000 000	0 0100 0000	
This formula applies to	o all dsPIC30F device	es, with the exception of the following:
<ul> <li>dsPIC30F6010</li> <li>dsPIC30F6011</li> <li>dsPIC30F6012</li> <li>dsPIC30F6013</li> <li>dsPIC30F6014</li> </ul>		-
Refer to Table 10-1 fo	r the actual revision II	٦

# TABLE 10-3: DEVICE ID BITS DESCRIPTION

## 11.0 ICSP™ MODE

### 11.1 ICSP Mode

ICSP mode is a special programming protocol that allows you to read and write to the dsPIC30F programming executive. The ICSP mode is the second (and slower) method used to program the device. This mode also has the ability to read the contents of executive memory to determine whether the programming executive is present. This capability is accomplished by applying control codes and instructions serially to the device using pins PGC and PGD.

In ICSP mode, the system clock is taken from the PGC pin, regardless of the device's oscillator Configuration bits. All instructions are first shifted serially into an internal buffer, then loaded into the Instruction register and executed. No program fetching occurs from internal memory. Instructions are fed in 24 bits at a time. PGD is used to shift data in and PGC is used as both the serial shift clock and the CPU execution clock.

Data is transmitted on the rising edge and latched on the falling edge of PGC. For all data transmissions, the Least Significant bit (LSb) is transmitted first.

Note 1: During ICSP operation, the operating frequency of PGC must not exceed 5 MHz.
2: Because ICSP is slower, it is recommended that only Enhanced ICSP (E-ICSP) mode be used for device programming, as described in Section 5.1 "Overview of the Programming Process".

#### 11.2 ICSP Operation

Upon entry into ICSP mode, the CPU is idle. Execution of the CPU is governed by an internal state machine. A 4-bit control code is clocked in using PGC and PGD, and this control code is used to command the CPU (see Table 11-1).

The SIX control code is used to send instructions to the CPU for execution, while the REGOUT control code is used to read data out of the device via the VISI register. The operation details of ICSP mode are provided in Section 11.2.1 "SIX Serial Instruction Execution" and Section 11.2.2 "REGOUT Serial Instruction Execution".

# TABLE 11-1:CPU CONTROL CODES IN<br/>ICSP™ MODE

4-bit Control Code	Mnemonic	Description		
d0000b	SIX	Shift in 24-bit instruction and execute.		
0001b	REGOUT	Shift out the VISI register.		
0010b-1111b	N/A	Reserved.		

#### 11.2.1 SIX SERIAL INSTRUCTION EXECUTION

The SIX control code allows execution of dsPIC30F assembly instructions. When the SIX code is received, the CPU is suspended for 24 clock cycles as the instruction is then clocked into the internal buffer. Once the instruction is shifted in, the state machine allows it to be executed over the next four clock cycles. While the received instruction is executed, the state machine simultaneously shifts in the next 4-bit command (see Figure 11-2).

- Note 1: Coming out of the ICSP entry sequence, the first 4-bit control code is always forced to SIX and a forced NOP instruction is executed by the CPU. Five additional PGC clocks are needed on startup, thereby resulting in a 9-bit SIX command instead of the normal 4-bit SIX command. After the forced SIX is clocked in, ICSP operation resumes as normal (the next 24 clock cycles load the first instruction word to the CPU). See Figure 11-1 for details.
  - 2: TBLRDH, TBLRDL, TBLWTH and TBLWTL instructions must be followed by a NOP instruction.

# TABLE 11-4:SERIAL INSTRUCTION EXECUTION FOR BULK ERASING PROGRAM MEMORY<br/>(ONLY IN NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 11: Initia	te the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
-	_	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP

**Note 1:** Steps 2-8 are only required for the dsPIC30F5011/5013 devices. These steps may be skipped for all other devices in the dsPIC30F family.

# TABLE 11-5:SERIAL INSTRUCTION EXECUTION FOR ERASING PROGRAM MEMORY<br/>(EITHER IN LOW-VOLTAGE OR NORMAL-VOLTAGE SYSTEMS) (CONTINUED)

Command (Binary)	Data (Hexadecimal)	Description
Step 18: Un	lock the NVMCON to	erase 1 row of data memory.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 19: Init	iate the erase cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	-	Externally time 'P13a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 20: Up	date the row address	stored in NVMADR.
0000	430307	ADD W6, W7, W6
0000	883B16	MOV W6, NVMADR
Step 21: Re	set device internal P	С.
0000	040100	GOTO 0x100
0000	000000	NOP
Step 22: Re	peat Steps 17-21 unt	il all rows of data memory are erased.

Comman (Binary)		Description
Step 7: Un	lock the NVMCON for	writing.
0000	200558	MOV #0x55, W8
0000	883B38	MOV W8, NVMKEY
0000	200AA9	MOV #0xAA, W9
0000	883B39	MOV W9, NVMKEY
Step 8: Init	iate the write cycle.	
0000	A8E761	BSET NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
_	-	Externally time 'P12a' ms (see Section 13.0 "AC/DC Characteristics and
		Timing Requirements")
0000	000000	NOP
0000	000000	NOP
0000	A9E761	BCLR NVMCON, #WR
0000	000000	NOP
0000	000000	NOP
Step 9: Re	set device internal PC	
0000	040100	GOTO 0x100
0000	000000	NOP

### TABLE 11-9: SERIAL INSTRUCTION EXECUTION FOR WRITING DATA EEPROM (CONTINUED)

## 11.11 Reading Configuration Memory

The procedure for reading configuration memory is similar to the procedure for reading code memory, except that 16-bit data words are read instead of 24-bit words. Since there are seven Configuration registers, they are read one register at a time. Table 11-11 shows the ICSP programming details for reading all of the configuration memory. Note that the TBLPAG register is hard-coded to 0xF8 (the upper byte address of configuration memory), and the read pointer W6 is initialized to 0x0000.

#### TABLE 11-11: SERIAL INSTRUCTION EXECUTION FOR READING ALL CONFIGURATION MEMORY

Step 1: Exit the Reset vector.           0000         040100         GOTO 0x100           0000         040100         GOTO 0x100           0000         00000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP         NOP           0000         000000         NOP           0000         NOP         NOP           0000         NOP         NOP           00000         NOP         Clock out contents of VISI	Command (Binary)	Data (Hexadecimal)	Description		
0000         040100         GOTO 0x100           Step 2: Initializ         TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MoV         #0xF8, W0           0000         B80190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         B0080         CLR         W7           0000         D00000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL         [W6++], [W7]           0000         D00000         NOP         MOV         W0, VISI           0000         BA0BB6         TBLRDL         [W6++], [W7]           0000         D00000         NOP         MOV         W0, VISI           0000         Ba3220         MOV         W0, VISI         MOV           Step 4: Output the VISI register using the REGOUT command.           0001         Clock out contents of VISI register           0000         NOP           Step 5: Reset device intermal P	Step 1: Exit th	ne Reset vector.			
0000         00000         NOP           Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         O00000         NOP         V           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi> Olock out contents of VISI register           0000         NOP           Step 5: Reset device internal PC.</visi>	0000	040100	GOTO 0x100		
Step 2: Initialize TBLPAG, and the read pointer (W6) and the write pointer (W7) for TBLRD instruction.           0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP         V           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         000000         NOP           0000         000000         NOP           0000         000000         NOP           0000         883c20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         00000         NOP           Step 5: Reset device internal PC.</visi>					
0000         200F80         MOV         #0xF8, W0           0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         D00000         NOP         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001 <visi command.<="" register="" regout="" td="" the="" using="">           0001         <visi>         Clock out contents of VISI register           0000         NOP         NOP           Step 5: Reset device internal PC.         VISI &gt;</visi></visi>					
0000         880190         MOV         W0, TBLPAG           0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         000000         NOP         Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         883C20         MOV W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.         Clock out contents of VISI register           0001 <visi>         Clock out contents of VISI register           0000         00000         NOP</visi>	Step 2: Initiali	ze TBLPAG, and	the read pointer (W6) and the write pointer (W7) for TBLRD instruction.		
0000         EB0300         CLR         W6           0000         EB0380         CLR         W7           0000         00000         NOP           Step 3: Read the Configuration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         CVISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.         VISI register</visi>	0000	200F80	MOV #0xF8, WO		
0000 0000         EB 0380 00000         CLR NOP         W7 NOP           Step 3: Read         Configuration         register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0001         CVISI         Clock out contents of VISI register           0001         CVISI>         Clock out contents of VISI register           0001         Step 5: Reset texter internal PC	0000	880190	MOV W0, TBLPAG		
0000         00000         NoP           Step 3: Read UCONFiguration register and write it to the VISI register (located at 0x784).           0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NoP           Step 4: Output: the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0001         <visi>         Clock out contents of VISI register           0000         NoP         NoP</visi></visi>	0000	EB0300	CLR W6		
Step 3: Read UP Configuration           Get Configuration           0000         BA0BB6         TBLRDL         [W6++],         [W7]           0000         000000         NOP	0000	EB0380	CLR W7		
0000         BA0BB6         TBLRDL [W6++], [W7]           0000         000000         NOP           0000         000000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.         0001           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	0000	000000	NOP		
0000         00000         NOP           0000         00000         NOP           0000         883c20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register         using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	Step 3: Read	the Configuration	register and write it to the VISI register (located at 0x784).		
0000         00000         NOP           0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         NOP         NOP</visi>	0000	BA0BB6	TBLRDL [W6++], [W7]		
0000         883C20         MOV         W0, VISI           0000         000000         NOP           Step 4: Output the VISI register using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP           Step 5: Reset device internal PC.</visi>	0000	000000	NOP		
0000         NOP           Step 4: Output the VISI register         using the REGOUT command.           0001 <visi>         Clock out contents of VISI register           0000         000000         NOP</visi>	0000		NOP		
Step 4: Output the VISI register using the REGOUT command.         0001 <visi>       Clock out contents of VISI register         0000       000000       NOP         Step 5: Reset device internal PC.</visi>			MOV W0, VISI		
0001 <visi>       Clock out contents of VISI register         0000       000000       NOP         Step 5: Reset device internal PC.</visi>	0000	000000	NOP		
0000         00000         NOP           Step 5: Reset device internal PC.         Image: Control of the state	Step 4: Output	it the VISI registe	r using the REGOUT command.		
Step 5: Reset device internal PC.	0001	<visi></visi>	Clock out contents of VISI register		
	0000	000000	NOP		
	Step 5: Reset device internal PC.				
0000 040100 GOTO 0x100	0000	040100	GOTO 0x100		
0000 000000 NOP	0000	000000	NOP		
Step 6: Repeat steps 3-5 six times to read all of configuration memory.	Step 6: Repea	at steps 3-5 six tir	nes to read all of configuration memory.		

### 11.13 Reading the Application ID Word

The application ID word is stored at address 0x8005BE in executive code memory. To read this memory location, you must use the SIX control code to move this program memory location to the VISI register. The REGOUT control code must then be used to clock the contents of the VISI register out of the device. The corresponding control and instruction codes that must be serially transmitted to the device to perform this operation are shown in Table 11-13.

Once the programmer has clocked-out the application ID word, it must be inspected. If the application ID has the value 0xBB, the programming executive is resident in memory and the device can be programmed using the mechanism described in Section 5.0 "Device Programming". However, if the application ID has any other value, the programming executive is not resident in memory. It must be loaded to memory before the device can be programming executive to the memory is described in Section 12.0 "Programming the Programming the Programming Executive to Memory".

## 11.14 Exiting ICSP Mode

After confirming that the programming executive is resident in memory, or loading the programming executive, ICSP mode is exited by removing power to the device or bringing MCLR to VIL. Programming can then take place by following the procedure outlined in **Section 5.0 "Device Programming"**.

Command (Binary)	Data (Hexadecimal)	Description		
Step 1: Exit th	e Reset vector.			
0000 0000 0000	040100 040100 000000	GOTO 0x100 GOTO 0x100 NOP		
Step 2: Initiali	ze TBLPAG and th	e read pointer (W0) for TBLRD instruction.		
0000 0000 0000 0000 0000 0000 0000 0000	200800 880190 205BE0 207841 000000 BA0890 000000 000000	MOV #0x80, W0 MOV W0, TBLPAG MOV #0x5BE, W0 MOV VISI, W1 NOP TBLRDL [W0], [W1] NOP NOP		
Step 3: Output the VISI register using the REGOUT command.				
0001 0000	<visi> 000000</visi>	Clock out contents of the VISI register NOP		

#### TABLE 11-13: SERIAL INSTRUCTION EXECUTION FOR READING THE APPLICATION ID WORD

## 12.2 Programming Verification

After the programming executive has been programmed to executive memory using ICSP, it must be verified. Verification is performed by reading out the contents of executive memory and comparing it with the image of the programming executive stored in the programmer.

Reading the contents of executive memory can be performed using the same technique described in **Section 11.10 "Reading Code Memory"**. A procedure for reading executive memory is shown in Table 12-2. Note that in Step 2, the TBLPAG register is set to 0x80 such that executive memory may be read.

TABLE 12-2: REA	DING EXECUTIVE MEMORY
-----------------	-----------------------

Command (Binary)	Data (Hexadecimal)		Description
Step 1: Exit th	e Reset vector.		
0000	040100	GOTO 0x100	
0000	040100	GOTO 0x100	
0000	000000	NOP	
Step 2: Initiali	ze TBLPAG and t	he read pointe	er (W6) for TBLRD instruction.
0000	200800	MOV	#0x80, WO
0000	880190	MOV	W0, TBLPAG
0000	EB0300	CLR	W6
Step 3: Initiali	ze the write point	er (W7), and s	store the next four locations of executive memory to W0:W5.
0000	EB0380	CLR	w7
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1B96	TBLRDL	[W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBB6	TBLRDH.B	[W6++], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BADBD6	TBLRDH.B	[++W6], [W7++]
0000	000000	NOP	
0000	000000	NOP	
0000	BA1BB6	TBLRDL	[W6++], [W7]
0000	000000	NOP	
0000	000000	NOP	

AC/DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating Temperature: 25° C is recommended			
Param. No.	Sym Characteristic		Min	Мах	Units	Conditions
P9b	TDLY5	Delay between PGD ↓by programming executive to PGD released by programming executive	15	_	μs	_
P10	TDLY6	Delay between PGD released by programming executive to first PGC ↑ of response	5	_	μs	_
P11	TDLY7	Delay between clocking out response words	10	—	μs	-
P12a	TPROG	Row Programming cycle time	1	4	ms	ICSP mode
P12b	TPROG	Row Programming cycle time	0.8	2.6	ms	Enhanced ICSP mode
P13a	Tera	Bulk/Row Erase cycle time	1	4	ms	ICSP mode
P13b	Tera	Bulk/Row Erase cycle time	0.8	2.6	ms	Enhanced ICSP mode

# TABLE 13-1: AC/DC CHARACTERISTICS (CONTINUED)

# APPENDIX B: HEX FILE FORMAT

Flash programmers process the standard HEX format used by the Microchip development tools. The format supported is the Intel<sup>®</sup> HEX 32 Format (INHX32). Please refer to Appendix A in the "*MPASM User's Guide*" (DS33014) for more information about hex file formats.

The basic format of the hex file is:

#### :ВВААААТТНННН...ННННСС

Each data record begins with a 9-character prefix and always ends with a 2-character checksum. All records begin with ':' regardless of the format. The individual elements are described below.

- BB is a two-digit hexadecimal byte count representing the number of data bytes that appear on the line. Divide this number by two to get the number of words per line.
- AAAA is a four-digit hexadecimal address representing the starting address of the data record. Format is high byte first followed by low byte. The address is doubled because this format only supports 8-bits. Divide the value by two to find the real device address.
- TT is a two-digit record type that will be '00' for data records, '01' for end-of-file records and '04' for extended-address record.
- HHHH is a four-digit hexadecimal data word. Format is low byte followed by high byte. There will be BB/2 data words following TT.
- CC is a two-digit hexadecimal checksum that is the two's complement of the sum of all the preceding bytes in the line record.

Because the Intel hex file format is byte-oriented, and the 16-bit program counter is not, program memory sections require special treatment. Each 24-bit program word is extended to 32 bits by inserting a socalled "phantom byte". Each program memory address is multiplied by 2 to yield a byte address.

As an example, a section that is located at 0x100 in program memory will be represented in the hex file as 0x200.

The hex file will be produced with the following contents:

:020000040000fa

:040200003322110096

:0000001FF

Notice that the data record (line 2) has a load address of 0200, while the source code specified address 0x100. Note also that the data is represented in "littleendian" format, meaning the Least Significant Byte (LSB) appears first. The phantom byte appears last, just before the checksum.