

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	31
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	42-SDIP (0.600", 15.24mm)
Supplier Device Package	42-PDIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908gp32cbe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### General Description

- Two 16-bit, 2-channel timer interface modules (TIM1 and TIM2) with selectable input capture, output compare, and PWM capability on each channel
- 8-channel, 8-bit successive approximation analog-to-digital converter (ADC)
- BREAK module (BRK) to allow single breakpoint setting during in-circuit debugging
- Internal pullups on IRQ and RST to reduce customer system cost
- Clock generator module with on-chip 32-kHz crystal compatible PLL (phase-lock loop)
- Up to 33 general-purpose input/output (I/O) pins, including:
  - 26 shared-function I/O pins
  - Five or seven dedicated I/O pins, depending on package choice
- Selectable pullups on inputs only on ports A, C, and D. Selection is on an individual port bit basis. During output mode, pullups are disengaged.
- High current 10-mA sink/10-mA source capability on all port pins
- Higher current 15-mA sink/source capability on PTC0–PTC4
- Timebase module with clock prescaler circuitry for eight user selectable periodic real-time interrupts with optional active clock source during stop mode for periodic wakeup from stop using an external 32-kHz crystal
- Oscillator stop mode enable bit (OSCSTOPENB) in the CONFIG register to allow user selection of having the oscillator enabled or disabled during stop mode
- 8-bit keyboard wakeup port
- 40-pin plastic dual-in-line package (PDIP), 42-pin shrink dual-in-line package (SDIP), or 44-pin quad flat pack (QFP)
- Specific features of the MC68HC908GP32 in 40-pin PDIP are:
  - Port C is only 5 bits: PTC0-PTC4
  - Port D is only 6 bits: PTD0–PTD5; single 2-channel TIM module
  - Specific features of the MC68HC908GP32 in 42-pin SDIP are:
    - Port C is only 5 bits: PTC0–PTC4
    - Port D is 8 bits: PTD0–PTD7; dual 2-channel TIM modules
- Specific features of the MC68HC908GP32 in 44-pin QFP are:
  - Port C is 7 bits: PTC0–PTC6
  - Port D is 8 bits: PTD0–PTD7; dual 2-channel TIM modules

### 1.2.2 Features of the CPU08

Features of the CPU08 include:

- Enhanced HC05 programming model
- Extensive loop control functions
- 16 addressing modes (eight more than the HC05)
- 16-bit index register and stack pointer
- Memory-to-memory data transfers
- Fast 8 × 8 multiply instruction
- Fast 16/8 divide instruction
- Binary-coded decimal (BCD) instructions
- Optimization for controller applications
- Efficient C language support

•



# Chapter 3 Low-Power Modes

# 3.1 Introduction

The MCU may enter two low-power modes: wait mode and stop mode. They are common to all HC08 MCUs and are entered through instruction execution. This section describes how each module acts in the low-power modes.

### 3.1.1 Wait Mode

The WAIT instruction puts the MCU in a low-power standby mode in which the CPU clock is disabled but the bus clock continues to run. Power consumption can be further reduced by disabling the LVI module and/or the timebase module through bits in the CONFIG register. (See Chapter 6 Configuration Register (CONFIG).)

### 3.1.2 Stop Mode

Stop mode is entered when a STOP instruction is executed. The CPU clock is disabled and the bus clock is disabled if the OSCSTOPENB bit in the CONFIG register is at a logic 0. (See Chapter 6 Configuration Register (CONFIG).)

# 3.2 Analog-to-Digital Converter (ADC)

### 3.2.1 Wait Mode

The ADC continues normal operation during wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting ADCH4–ADCH0 bits in the ADC status and control register before executing the WAIT instruction.

### 3.2.2 Stop Mode

The ADC module is inactive after the execution of a STOP instruction. Any pending conversion is aborted. ADC conversions resume when the MCU exits stop mode after an external interrupt. Allow one conversion cycle to stabilize the analog circuitry.

# 3.3 Break Module (BRK)

### 3.3.1 Wait Mode

If enabled, the break module is active in wait mode. In the break routine, the user can subtract one from the return address on the stack if the SBSW bit in the break status register is set.



#### Low-Power Modes

- Serial peripheral interface module (SPI) interrupt A CPU interrupt request from the SPI loads the program counter with the contents of:
  - \$FFE8 and \$FFE9; SPI transmitter
  - \$FFEA and \$FFEB; SPI receiver
- Serial communications interface module (SCI) interrupt A CPU interrupt request from the SCI loads the program counter with the contents of:
  - \$FFE2 and \$FFE3; SCI transmitter
  - \$FFE4 and \$FFE5; SCI receiver
  - \$FFE6 and \$FFE7; SCI receiver error
- Analog-to-digital converter module (ADC) interrupt A CPU interrupt request from the ADC loads the program counter with the contents of: \$FFDE and \$FFDF; ADC conversion complete.
- Timebase module (TBM) interrupt A CPU interrupt request from the TBM loads the program counter with the contents of: \$FFDC and \$FFDD; TBM interrupt.

# 3.15 Exiting Stop Mode

These events restart the system clocks and load the program counter with the reset vector or with an interrupt vector:

- External reset A logic 0 on the RST pin resets the MCU and loads the program counter with the contents of locations \$FFFE and \$FFFF.
- External interrupt A high-to-low transition on an external interrupt pin loads the program counter with the contents of locations:
  - \$FFFA and \$FFFB; IRQ pin
  - \$FFE0 and \$FFE1; keyboard interrupt pins
- Low-voltage inhibit (LVI) reset A power supply voltage below the LVI<sub>tripf</sub> voltage resets the MCU and loads the program counter with the contents of locations \$FFFE and \$FFFF.
- Break interrupt A break interrupt loads the program counter with the contents of locations \$FFFC and \$FFFD.
- Timebase module (TBM) interrupt A TBM interrupt loads the program counter with the contents
  of locations \$FFDC and \$FFDD when the timebase counter has rolled over. This allows the TBM
  to generate a periodic wakeup from stop mode.

Upon exit from stop mode, the system clocks begin running after an oscillator stabilization delay. A 12-bit stop recovery counter inhibits the system clocks for 4096 CGMXCLK cycles after the reset or external interrupt.

The short stop recovery bit, SSREC, in the configuration register controls the oscillator stabilization delay during stop recovery. Setting SSREC reduces stop recovery time from 4096 CGMXCLK cycles to 32 CGMXCLK cycles.

#### NOTE

Use the full stop recovery time (SSREC = 0) in applications that use an external crystal.



**Clock Generator Module (CGM)** 

# 5.8 Acquisition/Lock Time Specifications

The acquisition and lock times of the PLL are, in many applications, the most critical PLL design parameters. Proper design and use of the PLL ensures the highest stability and lowest acquisition/lock times.

### 5.8.1 Acquisition/Lock Time Definitions

Typical control systems refer to the acquisition time or lock time as the reaction time, within specified tolerances, of the system to a step input. In a PLL, the step input occurs when the PLL is turned on or when it suffers a noise hit. The tolerance is usually specified as a percent of the step input or when the output settles to the desired value plus or minus a percent of the frequency change. Therefore, the reaction time is constant in this definition, regardless of the size of the step input. For example, consider a system with a 5 percent acquisition time tolerance. If a command instructs the system to change from 0 Hz to 1 MHz, the acquisition time is the time taken for the frequency to reach 1 MHz  $\pm$ 50 kHz. Fifty kHz = 5% of the 1-MHz step input. If the system is operating at 1 MHz and suffers a -100-kHz noise hit, the acquisition time is the time taken to return from 900 kHz to 1 MHz  $\pm$ 5 kHz. Five kHz = 5% of the 100-kHz step input.

Other systems refer to acquisition and lock times as the time the system takes to reduce the error between the actual output and the desired output to within specified tolerances. Therefore, the acquisition or lock time varies according to the original error in the output. Minor errors may not even be registered. Typical PLL applications prefer to use this definition because the system requires the output frequency to be within a certain tolerance of the desired frequency regardless of the size of the initial error.

### 5.8.2 Parametric Influences on Reaction Time

Acquisition and lock times are designed to be as short as possible while still providing the highest possible stability. These reaction times are not constant, however. Many factors directly and indirectly affect the acquisition time.

The most critical parameter which affects the reaction times of the PLL is the reference frequency,  $f_{RDV}$ . This frequency is the input to the phase detector and controls how often the PLL makes corrections. For stability, the corrections must be small compared to the desired frequency, so several corrections are required to reduce the frequency error. Therefore, the slower the reference the longer it takes to make these corrections. This parameter is under user control via the choice of crystal frequency  $f_{XCLK}$  and the R value programmed in the reference divider. (See 5.3.3 PLL Circuits, 5.3.6 Programming the PLL, and 5.5.6 PLL Reference Divider Select Register.)

Another critical parameter is the external filter network. The PLL modifies the voltage on the VCO by adding or subtracting charge from capacitors in this network. Therefore, the rate at which the voltage changes for a given frequency error (thus change in charge) is proportional to the capacitance. The size of the capacitor also is related to the stability of the PLL. If the capacitor is too small, the PLL cannot make small enough adjustments to the voltage and the system cannot lock. If the capacitor is too large, the PLL may not be able to adjust the voltage in a reasonable time. (See 5.8.3 Choosing a Filter.)

Also important is the operating voltage potential applied to  $V_{DDA}$ . The power supply potential alters the characteristics of the PLL. A fixed value is best. Variable supplies, such as batteries, are acceptable if they vary within a known range at very slow speeds. Noise on the power supply is not acceptable, because it causes small frequency errors which continually change the acquisition time of the PLL.



# Chapter 9 External Interrupt (IRQ)

# 9.1 Introduction

The IRQ (external interrupt) module provides a maskable interrupt input.

# 9.2 Features

Features of the IRQ module include:

- A dedicated external interrupt pin IRQ
- IRQ interrupt control bits
- Programmable edge-only or edge and level interrupt sensitivity
- Automatic interrupt acknowledge
- Internal pullup device

# 9.3 Functional Description

A low level applied to the external interrupt request (IRQ) pin can latch a CPU interrupt request. Figure 9-1 shows the structure of the IRQ module.



Figure 9-1. IRQ Module Block Diagram



Low-Voltage Inhibit (LVI)

## 11.6 Low-Power Modes

The STOP and WAIT instructions put the MCU in low power-consumption standby modes.

#### 11.6.1 Wait Mode

If enabled, the LVI module remains active in wait mode. If enabled to generate resets, the LVI module can generate a reset and bring the MCU out of wait mode.

### 11.6.2 Stop Mode

If enabled in stop mode (LVISTOP set), the LVI module remains active in stop mode. If enabled to generate resets, the LVI module can generate a reset and bring the MCU out of stop mode.



**Functional Description** 



Figure 13-1. SCI Module Block Diagram



#### Serial Communications Interface Module (SCI)

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0013	SCI Control Register 1 (SCC1)	Read: Write:	LOOPS	ENSCI	TXINV	М	WAKE	ILTY	PEN	PTY
	(0001)	Reset:	0	0	0	0	0	0	0	0
\$0014	014 SCI Control Register 2 (SCC2)		SCTIE	TCIE	SCRIE	ILIE	TE	RE	RWU	SBK
	(0001)	Reset:	0	0	0	0	0	0	0	0
\$0015	)015 SCI Control Register 3 (SCC3)		R8	T8	R	R	ORIE	NEIE	FEIE	PEIE
	(3003)	Reset:	U	U	0	0	0	0	0	0
		Read:	SCTE	TC	SCRF	IDLE	OR	NF	FE	PE
\$0016	SCI Status Register 1 (SCS1)	Write:								
	(0001)	Reset:	1	1	0	0	0	0	0	0
		Read:							BKF	RPF
\$0017	SCI Status Register 2 (SCS2)	Write:								
	(000-)	Reset:	0	0	0	0	0	0	0	0
		Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$0018	SCI Data Register (SCDR)	Write:	T7	Т6	T5	T4	Т3	T2	T1	Т0
	()	Reset:				Unaffecte	ed by reset			
	CCI Dourd Data Dagistar	Read:			SCP1	SCPO	B	SCB2	SCB1	SCB0
\$0019	SCI Baud Hate Hegister (SCBR)	Write:						00112	0011	00110
		Reset:	0	0	0	0	0	0	0	0
				= Unimplem	ented	R	= Reserved	U = Unaffect	ed	

Figure 13-2. SCI I/O Register Summary

### 13.4.1 Data Format

The SCI uses the standard non-return-to-zero mark/space data format illustrated in Figure 13-3.



MC68HC908GP32 Data Sheet, Rev. 10



#### Serial Communications Interface Module (SCI)

To determine the value of a data bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10. Table 13-3 summarizes the results of the data bit samples.

RT8, RT9, and RT10 Samples	Data Bit Determination	Noise Flag
000	0	0
001	0	1
010	0	1
011	1	1
100	0	1
101	1	1
110	1	1
111	1	0

#### NOTE

The RT8, RT9, and RT10 samples do not affect start bit verification. If any or all of the RT8, RT9, and RT10 start bit samples are logic 1s following a successful start bit verification, the noise flag (NF) is set and the receiver assumes that the bit is a start bit.

To verify a stop bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10. Table 13-4 summarizes the results of the stop bit samples.

RT8, RT9, and RT10 Samples	Framing Error Flag	Noise Flag
000	1	0
001	1	1
010	1	1
011	0	1
100	1	1
101	0	1
110	0	1
111	0	0

#### Table 13-4. Stop Bit Recovery

#### 13.4.3.4 Framing Errors

If the data recovery logic does not detect a logic 1 where the stop bit should be in an incoming character, it sets the framing error bit, FE, in SCS1. A break character also sets the FE bit because a break character has no stop bit. The FE bit is set at the same time that the SCRF bit is set.

#### 13.4.3.5 Baud Rate Tolerance

A transmitting device may be operating at a baud rate below or above the receiver baud rate. Accumulated bit time misalignment can cause one of the three stop bit data samples to fall outside the actual stop bit. Then a noise error occurs. If more than one of the samples is outside the stop bit, a framing



#### Serial Communications Interface Module (SCI)

#### ILIE — Idle Line Interrupt Enable Bit

This read/write bit enables the IDLE bit to generate SCI receiver CPU interrupt requests. Reset clears the ILIE bit.

- 1 = IDLE enabled to generate CPU interrupt requests
- 0 = IDLE not enabled to generate CPU interrupt requests

### TE — Transmitter Enable Bit

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 logic 1s from the transmit shift register to the PTE0/TxD pin. If software clears the TE bit, the transmitter completes any transmission in progress before the PTE0/TxD returns to the idle condition (logic 1). Clearing and then setting TE during a transmission queues an idle character to be sent after the character currently being transmitted. Reset clears the TE bit.

1 = Transmitter enabled

0 = Transmitter disabled

#### NOTE

Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.

#### **RE** — Receiver Enable Bit

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver but does not affect receiver interrupt flag bits. Reset clears the RE bit.

1 = Receiver enabled

0 = Receiver disabled

#### NOTE

Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.

#### **RWU** — Receiver Wakeup Bit

This read/write bit puts the receiver in a standby state during which receiver interrupts are disabled. The WAKE bit in SCC1 determines whether an idle input or an address mark brings the receiver out of the standby state and clears the RWU bit. Reset clears the RWU bit.

1 = Standby state

0 = Normal operation

#### SBK — Send Break Bit

Setting and then clearing this read/write bit transmits a break character followed by a logic 1. The logic 1 after the break character guarantees recognition of a valid start bit. If SBK remains set, the transmitter continuously transmits break characters with no logic 1s between them. Reset clears the SBK bit.

1 = Transmit break characters

0 = No break characters being transmitted

#### NOTE

Do not toggle the SBK bit immediately after setting the SCTE bit. Toggling SBK before the preamble begins causes the SCI to send a break character instead of a preamble.







Figure 13-14. SCI Status Register 2 (SCS2)

#### BKF — Break Flag Bit

This clearable, read-only bit is set when the SCI detects a break character on the PTE1/RxD pin. In SCS1, the FE and SCRF bits are also set. In 9-bit character transmissions, the R8 bit in SCC3 is cleared. BKF does not generate a CPU interrupt request. Clear BKF by reading SCS2 with BKF set and then reading the SCDR. Once cleared, BKF can become set again only after logic 1s again appear on the PTE1/RxD pin followed by another break character. Reset clears the BKF bit.

1 = Break character detected

0 = No break character detected

#### **RPF** — Reception in Progress Flag Bit

This read-only bit is set when the receiver detects a logic 0 during the RT1 time period of the start bit search. RPF does not generate an interrupt request. RPF is reset after the receiver detects false start bits (usually from noise or a baud rate mismatch) or when the receiver detects an idle character. Polling RPF before disabling the SCI module or entering stop mode can show whether a reception is in progress.

1 = Reception in progress

0 = No reception in progress

### 13.8.6 SCI Data Register

The SCI data register (SCDR) is the buffer between the internal data bus and the receive and transmit shift registers. Reset has no effect on data in the SCI data register.

Address:	\$0018							
	Bit 7	6	5	4	3	2	1	Bit 0
Read:	R7	R6	R5	R4	R3	R2	R1	R0
Write:	T7	T6	T5	T4	Т3	T2	T1	T0
Reset:				Unaffecte	d by reset			

#### Figure 13-15. SCI Data Register (SCDR)

#### R7/T7-R0/T0 — Receive/Transmit Data Bits

Reading the SCDR accesses the read-only received data bits, R7:R0. Writing to the SCDR writes the data to be transmitted, T7:T0. Reset has no effect on the SCDR.

NOTE

Do not use read/modify/write instructions on the SCI data register.

#### 13.8.7 SCI Baud Rate Register

The baud rate register (SCBR) selects the baud rate for both the receiver and the transmitter.



#### Serial Peripheral Interface Module (SPI)

### 15.5.3 Transmission Format When CPHA = 1

Figure 15-6 shows an SPI transmission in which CPHA is logic 1. The figure should not be used as a replacement for data sheet parametric information. Two waveforms are shown for SPSCK: one for CPOL = 0 and another for CPOL = 1. The diagram may be interpreted as a master or slave timing diagram since the serial clock (SPSCK), master in/slave out (MISO), and master out/slave in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master. The  $\overline{SS}$  line is the slave select input to the slave. The slave SPI drives its MISO output only when its slave select input ( $\overline{SS}$ ) is at logic 0, so that only the selected slave drives to the master. The  $\overline{SS}$  pin of the master is not shown but is assumed to be inactive. The  $\overline{SS}$  pin of the master must be high or must be reconfigured as general-purpose I/O not affecting the SPI. (See 15.7.2 Mode Fault Error.) When CPHA = 1, the master begins driving its MOSI pin on the first SPSCK edge. Therefore, the slave uses the first SPSCK edge as a start transmission signal. The  $\overline{SS}$  pin can remain low between transmissions. This format may be preferable in systems having only one master and only one slave driving the MISO data line.



Figure 15-6. Transmission Format (CPHA = 1)

When CPHA = 1 for a slave, the first edge of the SPSCK indicates the beginning of the transmission. This causes the SPI to leave its idle state and begin driving the MISO pin with the MSB of its data. Once the transmission begins, no new data is allowed into the shift register from the transmit data register. Therefore, the SPI data register of the slave must be loaded with transmit data before the first edge of SPSCK. Any data written after the first edge is stored in the transmit data register and transferred to the shift register after the current transmission.

### 15.5.4 Transmission Initiation Latency

When the SPI is configured as a master (SPMSTR = 1), writing to the SPDR starts a transmission. CPHA has no effect on the delay to the start of the transmission, but it does affect the initial state of the SPSCK signal. When CPHA = 0, the SPSCK signal remains inactive for the first half of the first SPSCK cycle. When CPHA = 1, the first SPSCK cycle begins with an edge on the SPSCK line from its inactive to its active level. The SPI clock rate (selected by SPR1:SPR0) affects the delay from the write to SPDR and the start of the SPI transmission. (See Figure 15-7.) The internal SPI clock in the master is a free-running derivative of the internal MCU clock. To conserve power, it is enabled only when both the SPE and SPMSTR bits are set. SPSCK edges occur halfway through the low time of the internal MCU clock. Since the SPI clock is free-running, it is uncertain where the write to the SPDR occurs relative to the slower



# 15.9 Resetting the SPI

Any system reset completely resets the SPI. Partial resets occur whenever the SPI enable bit (SPE) is low. Whenever SPE is low, the following occurs:

- The SPTE flag is set.
- Any transmission currently in progress is aborted.
- The shift register is cleared.
- The SPI state counter is cleared, making it ready for a new complete transmission.
- All the SPI port logic is defaulted back to being general-purpose I/O.

These items are reset only by a system reset:

- All control bits in the SPCR register
- All control bits in the SPSCR register (MODFEN, ERRIE, SPR1, and SPR0)
- The status flags SPRF, OVRF, and MODF

By not resetting the control bits when SPE is low, the user can clear SPE between transmissions without having to set all control bits again when SPE is set back high for the next transmission.

By not resetting the SPRF, OVRF, and MODF flags, the user can still service these interrupts after the SPI has been disabled. The user can disable the SPI by writing 0 to the SPE bit. The SPI can also be disabled by a mode fault occurring in an SPI that was configured as a master with the MODFEN bit set.

## 15.10 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

#### 15.10.1 Wait Mode

The SPI module remains active after the execution of a WAIT instruction. In wait mode the SPI module registers are not accessible by the CPU. Any enabled CPU interrupt request from the SPI module can bring the MCU out of wait mode.

If SPI module functions are not required during wait mode, reduce power consumption by disabling the SPI module before executing the WAIT instruction.

To exit wait mode when an overflow condition occurs, enable the OVRF bit to generate CPU interrupt requests by setting the error interrupt enable bit (ERRIE). (See 15.8 Interrupts.)

### 15.10.2 Stop Mode

The SPI module is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions. SPI operation resumes after an external interrupt. If stop mode is exited by reset, any transfer in progress is aborted, and the SPI is reset.

# 15.11 SPI During Break Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See Chapter 14 System Integration Module (SIM).)



# Chapter 17 Timer Interface Module (TIM)

# 17.1 Introduction

This section describes the timer interface (TIM) module. The TIM is a two-channel timer that provides a timing reference with input capture, output compare, and pulse-width-modulation functions. Figure 17-1 is a block diagram of the TIM.

This particular MCU has two timer interface modules which are denoted as TIM1 and TIM2.

# 17.2 Features

Features of the TIM include:

- Two input capture/output compare channels:
  - Rising-edge, falling-edge, or any-edge input capture trigger
  - Set, clear, or toggle output compare action
- Buffered and unbuffered pulse-width-modulation (PWM) signal generation
- Programmable TIM clock input with 7-frequency internal bus clock prescaler selection
- Free-running or modulo up-count operation
- Toggle any channel pin on overflow
- TIM counter stop and reset bits

## 17.3 Pin Name Conventions

The text that follows describes both timers, TIM1 and TIM2. The TIM input/output (I/O) pin names are T[1,2]CH0 (timer channel 0) and T[1,2]CH1 (timer channel 1), where "1" is used to indicate TIM1 and "2" is used to indicate TIM2. The two TIMs share four I/O pins with four port D I/O port pins. The full names of the TIM I/O pins are listed in Table 17-1. The generic pin names appear in the text that follows.

TIM Generic Pin	Names:	T[1,2]CH0	T[1,2]CH1
Full TIM	TIM1	PTD4/T1CH0	PTD5/T1CH1
Pin Names:	TIM2	PTD6/T2CH0	PTD7/T2CH1

#### NOTE

References to either timer 1 or timer 2 may be made in the following text by omitting the timer number. For example, TCH0 may refer generically to T1CH0 and T2CH0, and TCH1 may refer to T1CH1 and T2CH1.

**Timer Interface Module (TIM)** 

#### NOTE

If you read TCNTH during a break interrupt, be sure to unlatch TCNTL by reading TCNTL before exiting the break interrupt. Otherwise, TCNTL retains the value latched during the break.





### 17.9.3 TIM Counter Modulo Registers

The read/write TIM modulo registers contain the modulo value for the TIM counter. When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from \$0000 at the next timer clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written. Reset sets the TIM counter modulo registers.



Figure 17-7. TIM Counter Modulo Register High (TMODH)

Address: T1MODL, \$0024 and T2MODL, \$002F

	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
Reset:	1	1	1	1	1	1	1	1

Figure 17-8. TIM Counter Modulo Register Low (TMODL)





#### **Development Support**



### Figure 18-1. Break Module Block Diagram

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	SIM Break Status Register	Read:	R	R	R	R	R	R	SBSW	R
\$FE00	(SBSR)	Write:							Note <sup>(1)</sup>	
	See page 218.	Reset:							0	
		Read:	B	B	B	R	B	в	В	в
\$FE02	Reserved	Write:								
		Reset:	0	0	0	0	0	0	0	0
	SIM Break Flag Control	Read:	BCEE	B	B	в	B	в	B	в
\$FE03	Register (SBFCR)	Write:	DOLE	11	11		11			
	See page 219.	Reset:	0							
	Break Address High	Read:	Bit15	Bit1/	Rit13	Bit12	Bit11	Bit10	Rita	Rit8
\$FE09	Register (BRKH)	Write:	Ditto	Ditt	DITTO	DITZ	DITT	Ditto	Dita	Dito
	See page 218.	Reset:	0	0	0	0	0	0	0	0
	Break Address Low	Read:	Bit 7	Bit 6	Bit 5	Bit /	Bit 3	Bit 2	Rit 1	Bit 0
\$FE0A	Register (BRKL)	Write:	DIL	Dit U	DIU	Dit 4	Dit 5	DILZ	Dit i	Dit U
	See page 218.	Reset:	0	0	0	0	0	0	0	0
	Break Status and Control	Read:	PDVE	PDKA	0	0	0	0	0	0
\$FE0B	Register (BRKSCR)	Write:	DNKE							
	See page 218.	Reset:	0	0	0	0	0	0	0	0
1. Writing	a 0 clears SBSW.			= Unimplem	ented	R	= Reserved			

Figure 18-2. Break I/O Register Summary



#### Monitor Module (MON)

Modo		Det	Reset	Sei Commu	rial nication	Mo Sele	de ction	Divider		COP	Communication Speed		
Mode	ing	131	Vector	PTA0	PTA7	PTC0	PTC1	PTC3	FLL	COP	External Clock	Bus Frequency	Baud Rate
Normal	V <sub>TST</sub>	V <sub>DD</sub> or V <sub>TST</sub>	х	1	0	1	0	0	OFF	Disabled	4.9152 MHz	2.457 MHz	9600
Monitor	V <sub>TST</sub>	V <sub>DD</sub> or V <sub>TST</sub>	х	1	0	1	0	1	OFF	Disabled	9.8304 MHz	2.457 MHz	9600
Forced	V <sub>DD</sub>	V <sub>DD</sub>	\$FFFF (blank)	1	0	х	х	х	OFF	Disabled	9.8304 MHz	2.457 MHz	9600
Monitor	V <sub>SS</sub>	V <sub>DD</sub>	\$FFFF (blank)	1	0	х	х	х	ON	Disabled	32.768 kHz	2.457 MHz	9600
User	V <sub>DD</sub> or V <sub>SS</sub>	V <sub>DD</sub> or V <sub>TST</sub>	Not \$FFFF	х	х	х	х	х	х	Enabled	х	х	х
MON08 Function [Pin No.]	V <sub>TST</sub> [6]	RST [4]		COM [8]	SSEL [10]	MOD0 [12]	MOD1 [14]	DIV4 [16]			OSC1 [13]	_	_

Table 18-1. Monitor Mode Signal Requirements and Option
---------------------------------------------------------

1. PTA0 must have a pullup resistor to  $V_{DD}$  in monitor mode.

2. Communication speed in the table is an example to obtain a baud rate of 9600. Baud rate using external oscillator is bus frequency / 256.

3. External clock is a 4.9152 MHz or 9.8304 MHz canned oscillator on OSC1 or a 32.768 kHz crystal on OSC1 and OSC2.

4. X = don't care

5. MON08 pin refers to P&E Microcomputer Systems' MON08-Cyclone 2 by 8-pin connector.

NC	1	2	GND
NC	3	4	RST
NC	5	6	ĪRQ
NC	7	8	PTA0
NC	9	10	PTA7
NC	11	12	PTC0
OSC1	13	14	PTC1
$V_{DD}$	15	16	PTC3

#### 18.3.1.1 Normal Monitor Mode

When  $V_{TST}$  is applied to  $\overline{IRQ}$  and PTC3 is low upon monitor mode entry, the bus frequency is a divide-by-two of the input clock. If PTC3 is high with  $V_{TST}$  applied to  $\overline{IRQ}$  upon monitor mode entry, the bus frequency will be a divide-by-four of the input clock. Holding the PTC3 pin low when entering monitor mode causes a bypass of a divide-by-two stage at the oscillator *only if*  $V_{TST}$  *is applied to*  $\overline{IRQ}$ . In this



4.

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS IN MILLIMETERS.



DIMENSION DOES NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE PRINT VERSION NOT TO SCAL		DT TO SCALE	
TITLE:		DOCUMENT NO	): 98ASB42767B	REV: A
42 LD PDIP	CASE NUMBER	8:858-01	24 OCT 2005	
		STANDARD: NON JEDEC		



# Chapter 21 Ordering Information

# 21.1 Introduction

This section contains ordering numbers for the MC68HC908GP32.

# 21.2 MC Order Numbers

### Table 21-1. MC Order Numbers

MC order number	Operating temperature range	Package
MC908GP32CPE	−40 °C to +85 °C	40-pin PDIP
MC908GP32CBE	−40 °C to +85 °C	42-pin SDIP
MC908GP32CFBE	−40 °C to +85 °C	44-pin QFP



**Ordering Information**