# Intel - EP1K100FC484-2 Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	49152
Number of I/O	333
Number of Gates	257000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k100fc484-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 1. ACEX 1K Device Block Diagram

ACEX 1K devices provide six dedicated inputs that drive the flipflops' control inputs and ensure the efficient distribution of high-speed, low-skew (less than 1.0 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device.



### Figure 2. ACEX 1K Device in Dual-Port RAM Mode Note (1)

### Notes:

- (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
- (2) EP1K10, EP1K30, and EP1K50 devices have 88 EAB local interconnect channels; EP1K100 devices have 104 EAB local interconnect channels.

The EAB can use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3. The ACEX 1K EAB can also be used in a single-port mode (see Figure 4).

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.

When used as RAM, each EAB can be configured in any of the following sizes:  $256 \times 16$ ;  $512 \times 8$ ;  $1,024 \times 4$ ; or  $2,048 \times 2$ . Figure 5 shows the ACEX 1K EAB memory configurations.



Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 16$  RAM blocks can be combined to form a  $256 \times 32$ block, and two  $512 \times 8$  RAM blocks can be combined to form a  $512 \times 16$  block. Figure 6 shows examples of multiple EAB combination.

### Figure 6. Examples of Combining ACEX 1K EABs







#### Figure 8. ACEX 1K Logic Element

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the LUT's output drives the LE's output.

The LE has two outputs that drive the interconnect: one drives the local interconnect, and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The ACEX 1K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports highspeed counters and adders, and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

#### LE Operating Modes

The ACEX 1K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 11 shows the ACEX 1K LE operating modes.

# FastTrack Interconnect Routing Structure

In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. Figure 13 shows the ACEX 1K LAB. Tables 11 and 12 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

Table 11.	Table 11. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices										
Symbol	Parameter	Condition	Min	Тур	Max	Unit					
t <sub>R</sub>	Input rise time				5	ns					
t <sub>F</sub>	Input fall time				5	ns					
t <sub>INDUTY</sub>	Input duty cycle		40		60	%					
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz					
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz					
f <sub>CLKDEV</sub>	Input deviation from user specification in the Altera software $(1)$				25,000 <i>(</i> 2 <i>)</i>	PPM					
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)				100	ps					
t <sub>LOCK</sub>	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs					
t <sub>JITTER</sub>	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB} < 100$			250 (4)	ps					
	generated clock (4)	$t_{INCLKSTB} < 50$			200 (4)	ps					
tOUTDUTY	Duty cycle for ClockLock or ClockBoost- generated clock		40	50	60	%					

# PCI Pull-Up Clamping Diode Option

ACEX 1K devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When  $V_{CCIO}$  is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $V_{CCIO}$  is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which allows a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

# **Slew-Rate Control**

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

# **Open-Drain Output Option**

ACEX 1K devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

# MultiVolt I/O Interface

The ACEX 1K device architecture supports the MultiVolt I/O interface feature, which allows ACEX 1K devices in all packages to interface with systems of differing supply voltages. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

Table 16. 32-Bit IDCODE for ACEX 1K Devices Note (1)									
Device	IDCODE (32 Bits)								
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)					
EP1K10	0001	0001 0000 0001 0000	00001101110	1					
EP1K30	0001	0001 0000 0011 0000	00001101110	1					
EP1K50	0001	0001 0000 0101 0000	00001101110	1					
EP1K100	0010	0000 0001 0000 0000	00001101110	1					

#### Notes to tables:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

ACEX 1K devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- Jam Programming & Test Language Specification

Figure 20 shows the timing requirements for the JTAG signals.

Table 1	Table 19. ACEX 1K Device Recommended Operating Conditions										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V						
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V						
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V						
VI	Input voltage	(2), (5)	-0.5	5.75	V						
Vo	Output voltage		0	V <sub>CCIO</sub>	V						
T <sub>A</sub>	Ambient temperature	Commercial range	0	70	°C						
		Industrial range	-40	85	°C						
TJ	Junction temperature	Commercial range	0	85	°C						
		Industrial range	-40	100	°C						
		Extended range	-40	125	°C						
t <sub>R</sub>	Input rise time			40	ns						
t <sub>F</sub>	Input fall time			40	ns						

Table 2	Table 20. ACEX 1K Device DC Operating Conditions (Part 1 of 2)   Notes (6), (7)										
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit					
V <sub>IH</sub>	High-level input voltage		$1.7, 0.5 \times V_{CCIO} (8)$		5.75	V					
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> (8)	V					
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(9)</i>	2.4			V					
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(9)</i>	V <sub>CCIO</sub> – 0.2			V					
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (9)	0.9 ׆V <sub>CCIO</sub>			V					
2.5-V high-level output voltage		I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.375 V <i>(9)</i>	2.1			V					
		I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.375 V <i>(</i> 9 <i>)</i>	2.0			V					
		I <sub>OH</sub> = -2 mA DC, V <sub>CCIO</sub> = 2.375 V (9)	1.7			V					

Table 21. ACEX 1K Device Capacitance Note (14)									
Symbol	Parameter	Conditions	Min	Max	Unit				
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF				
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF				
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF				

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial- and extended-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before  $V_{CCINT}$  and  $V_{CCIO}$  are powered.
- (6) Typical values are for  $T_A = 25^\circ$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  V or 3.3 V.
- (7) These values are specified under the ACEX 1K Recommended Operating Conditions shown in Table 19 on page 46.
- (8) The ACEX 1K input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 22.
- (9) The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed grade commercial temperature devices and -2 speed grade industrial and extended temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than  $V_{CCIO}$  by an external source.
- (14) Capacitance is sample-tested only.

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device.





Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. ACEX 1K Device LE Timing Model





#### Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, for the EAB macroparameters in Table 24.

Figure 29. EAB Asynchronous Timing Waveforms



Tables 30 through 36 show EP1K10 device internal and external timing parameters.

Table 30. EP1K10 Device LE Timing Microparameters Note (1)								
Symbol		Unit						
	-	·1	-	2	-	-3	1	
	Min	Max	Min	Max	Min	Max		
t <sub>LUT</sub>		0.7		0.8		1.1	ns	
t <sub>CLUT</sub>		0.5		0.6		0.8	ns	
t <sub>RLUT</sub>		0.6		0.7		1.0	ns	
t <sub>PACKED</sub>		0.4		0.4		0.5	ns	
t <sub>EN</sub>		0.9		1.0		1.3	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	
t <sub>CGENR</sub>		0.1		0.1		0.2	ns	
t <sub>CASC</sub>		0.7		0.9		1.1	ns	
t <sub>C</sub>		1.1		1.3		1.7	ns	
t <sub>CO</sub>		0.5		0.7		0.9	ns	
t <sub>COMB</sub>		0.4		0.5		0.7	ns	
t <sub>SU</sub>	0.7		0.8		1.0		ns	
t <sub>H</sub>	0.9		1.0		1.1		ns	
t <sub>PRE</sub>		0.8		1.0		1.4	ns	
t <sub>CLR</sub>		0.9		1.0		1.4	ns	
t <sub>CH</sub>	2.0		2.5		2.5		ns	
t <sub>CL</sub>	2.0		2.5		2.5		ns	

Table 37. EP1K30 Device LE Timing Microparameters (Part 2 of 2)   Note (1)								
Symbol			Speed	Grade			Unit	
	-	1	-	2	-	3		
	Min	Max	Min	Max	Min	Max		
t <sub>COMB</sub>		0.4		0.4		0.6	ns	
t <sub>SU</sub>	0.4		0.6		0.6		ns	
t <sub>H</sub>	0.7		1.0		1.3		ns	
t <sub>PRE</sub>		0.8		0.9		1.2	ns	
t <sub>CLR</sub>		0.8		0.9		1.2	ns	
t <sub>CH</sub>	2.0		2.5		2.5		ns	
t <sub>CL</sub>	2.0		2.5		2.5		ns	

Symbol		Sneed Grade						
	-	1		2	-	.3	2111	
	Min	Max	Min	Max	Min	Мах		
t <sub>IOD</sub>		2.4		2.8		3.8	ns	
t <sub>IOC</sub>		0.3		0.4		0.5	ns	
t <sub>IOCO</sub>		1.0		1.1		1.6	ns	
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns	
t <sub>IOSU</sub>	1.2		1.4		1.9		ns	
t <sub>IOH</sub>	0.3		0.4		0.5		ns	
t <sub>IOCLR</sub>		1.0		1.1		1.6	ns	
t <sub>OD1</sub>		1.9		2.3		3.0	ns	
t <sub>OD2</sub>		1.4		1.8		2.5	ns	
t <sub>OD3</sub>		4.4		5.2		7.0	ns	
t <sub>XZ</sub>		2.7		3.1		4.3	ns	
t <sub>ZX1</sub>		2.7		3.1		4.3	ns	
t <sub>ZX2</sub>		2.2		2.6		3.8	ns	
t <sub>ZX3</sub>		5.2		6.0		8.3	ns	
INREG		3.4		4.1		5.5	ns	
t <sub>IOFD</sub>		0.8		1.3		2.4	ns	
t <sub>INCOMB</sub>		0.8		1.3		2.4	ns	

Table 41. EP1K30	) Device Inte	rconnect Tir	ming Microp	arameters	Note (1)		
Symbol			Speed	Grade			Unit
	-	1	-	2	-3		1
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		1.8		2.4		2.9	ns
t <sub>DIN2LE</sub>		1.5		1.8		2.4	ns
t <sub>DIN2DATA</sub>		1.5		1.8		2.2	ns
t <sub>DCLK2IOE</sub>		2.2		2.6		3.0	ns
t <sub>DCLK2LE</sub>		1.5		1.8		2.4	ns
t <sub>SAMELAB</sub>		0.1		0.2		0.3	ns
t <sub>SAMEROW</sub>		2.0		2.4		2.7	ns
t <sub>SAMECOLUMN</sub>		0.7		1.0		0.8	ns
t <sub>DIFFROW</sub>		2.7		3.4		3.5	ns
t <sub>TWOROWS</sub>		4.7		5.8		6.2	ns
t <sub>LEPERIPH</sub>		2.7		3.4		3.8	ns
t <sub>LABCARRY</sub>		0.3		0.4		0.5	ns
t <sub>LABCASC</sub>		0.8		0.8		1.1	ns

Table 42. EP1K30 External Timing Parameters Notes (1), (2)									
Symbol		Unit							
	-	-1	-	-2		3			
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		8.0		9.5		12.5	ns		
t <sub>INSU</sub> (3)	2.1		2.5		3.9		ns		
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns		
t <sub>оитсо</sub> (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns		
t <sub>INSU</sub> (4)	1.1		1.5		-		ns		
t <sub>INH</sub> (4)	0.0		0.0		-		ns		
t <sub>оитсо</sub> (4)	0.5	3.9	0.5	4.9	-	-	ns		
t <sub>PCISU</sub>	3.0		4.2		-		ns		
t <sub>PCIH</sub>	0.0		0.0		-		ns		
t <sub>PCICO</sub>	2.0	6.0	2.0	7.5	-	-	ns		

Table 47. EP1K50 Device EAB Internal Timing Macroparameters   Note (1)								
Symbol		Unit						
	-	·1	-	-2	-3			
	Min	Max	Min	Max	Min	Мах		
t <sub>EABAA</sub>		3.7		5.2		7.0	ns	
t <sub>EABRCCOMB</sub>	3.7		5.2		7.0		ns	
t <sub>EABRCREG</sub>	3.5		4.9		6.6		ns	
t <sub>EABWP</sub>	2.0		2.8		3.8		ns	
t <sub>EABWCCOMB</sub>	4.5		6.3		8.6		ns	
t <sub>EABWCREG</sub>	5.6		7.8		10.6		ns	
t <sub>EABDD</sub>		3.8		5.3		7.2	ns	
t <sub>EABDATACO</sub>		0.8		1.1		1.5	ns	
t <sub>EABDATASU</sub>	1.1		1.6		2.1		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	0.7		1.0		1.3		ns	
t <sub>EABWEH</sub>	0.4		0.6		0.8		ns	
t <sub>EABWDSU</sub>	1.2		1.7		2.2		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	1.6		2.3		3.0		ns	
t <sub>EABWAH</sub>	0.9		1.2		1.8		ns	
t <sub>EABWO</sub>		3.1		4.3		5.9	ns	

Table 48. EP1K50 Device Interconnect Timing Microparameters   Note (1)							
Symbol		Unit					
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		3.1		3.7		4.6	ns
t <sub>DIN2LE</sub>		1.7		2.1		2.7	ns
t <sub>DIN2DATA</sub>		2.7		3.1		5.1	ns
t <sub>DCLK2IOE</sub>		1.6		1.9		2.6	ns
t <sub>DCLK2LE</sub>		1.7		2.1		2.7	ns
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns
t <sub>SAMEROW</sub>		1.5		1.7		2.4	ns
t <sub>SAMECOLUMN</sub>		1.0		1.3		2.1	ns
t <sub>DIFFROW</sub>		2.5		3.0		4.5	ns
t <sub>TWOROWS</sub>		4.0		4.7		6.9	ns
t <sub>LEPERIPH</sub>		2.6		2.9		3.4	ns
t <sub>LABCARRY</sub>		0.1		0.2		0.2	ns
t <sub>LABCASC</sub>		0.8		1.0		1.3	ns

Table 49. EP1K50 External Timing Parameters Note (1)								
Symbol		Unit						
	-1		-2		-3		1	
	Min	Max	Min	Max	Min	Max		
t <sub>DRR</sub>		8.0		9.5		12.5	ns	
t <sub>INSU</sub> (2)	2.4		2.9		3.9		ns	
t <sub>INH</sub> (2)	0.0		0.0		0.0		ns	
t <sub>OUTCO</sub> (2)	2.0	4.3	2.0	5.2	2.0	7.3	ns	
t <sub>INSU</sub> (3)	2.4		2.9		-		ns	
t <sub>INH</sub> (3)	0.0		0.0		-		ns	
t <sub>оитсо</sub> (3)	0.5	3.3	0.5	4.1	-	-	ns	
t <sub>PCISU</sub>	2.4		2.9		-		ns	
t <sub>PCIH</sub>	0.0		0.0		-		ns	
t <sub>PCICO</sub>	2.0	6.0	2.0	7.7	-	-	ns	

Table 55. EP1K10	00 Device Int	erconnect T	iming Micro	parameters	Note (1)	)	
Symbol		Unit					
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		3.1		3.6		4.4	ns
t <sub>DIN2LE</sub>		0.3		0.4		0.5	ns
t <sub>DIN2DATA</sub>		1.6		1.8		2.0	ns
t <sub>DCLK2IOE</sub>		0.8		1.1		1.4	ns
t <sub>DCLK2LE</sub>		0.3		0.4		0.5	ns
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns
t <sub>SAMEROW</sub>		1.5		2.5		3.4	ns
t <sub>SAMECOLUMN</sub>		0.4		1.0		1.6	ns
t <sub>DIFFROW</sub>		1.9		3.5		5.0	ns
t <sub>TWOROWS</sub>		3.4		6.0		8.4	ns
t <sub>LEPERIPH</sub>		4.3		5.4		6.5	ns
t <sub>LABCARRY</sub>		0.5		0.7		0.9	ns
t <sub>LABCASC</sub>		0.8		1.0		1.4	ns

Table 56. EP1K100 External Timing Parameters Notes (1), (2)								
Symbol		Unit						
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>DRR</sub>		9.0		12.0		16.0	ns	
t <sub>INSU</sub> (3)	2.0		2.5		3.3		ns	
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns	
t <sub>оитсо</sub> (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns	
t <sub>INSU</sub> (4)	2.0		2.2		-		ns	
t <sub>INH</sub> (4)	0.0		0.0		-		ns	
t <sub>OUTCO</sub> (4)	0.5	3.0	0.5	4.6	-	-	ns	
t <sub>PCISU</sub>	3.0		6.2		-		ns	
t <sub>PCIH</sub>	0.0		0.0		-		ns	
t <sub>PCICO</sub>	2.0	6.0	2.0	6.9	-	-	ns	



Figure 31. ACEX 1K I<sub>CCACTIVE</sub> vs. Operating Frequency

# Configuration & Operation

The ACEX 1K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

# **Operating Modes**

The ACEX 1K architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called *configuration*. Before configuration, as  $V_{CC}$  rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The ACEX 1K POR time does not exceed 50 µs.

When configuring with a configuration device, refer to the relevant configuration device data sheet for POR timing information.