

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 624   |
| Number of Logic Elements/Cells | 4992  |
| Total RAM Bits                 | 49152   |
| Number of I/O                  | 186   |
| Number of Gates                | 257000  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 85°C (TA)   |
| Package / Case                 | 256-BGA   |
| Supplier Device Package        | 256-FBGA (17x17)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep1k100fi256-2 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Embedded Array Block**

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a read-only pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in a single logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions, such as LPM functions, can take advantage of the EAB automatically.

The ACEX 1K enhanced EAB supports dual-port RAM. The dual-port structure is ideal for FIFO buffers with one or two clocks. The ACEX 1K EAB can also support up to 16-bit-wide RAM blocks. The ACEX 1K EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, allowing the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.

The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous reads or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).

Figure 3. ACEX 1K EAB in Dual-Port RAM Mode





Figure 4. ACEX 1K Device in Single-Port RAM Mode




#### Note

(1) EP1K10, EP1K30, and EP1K50 devices have 88 EAB local interconnect channels; EP1K100 devices have 104 EAB local interconnect channels.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.


When used as RAM, each EAB can be configured in any of the following sizes:  $256 \times 16$ ;  $512 \times 8$ ;  $1,024 \times 4$ ; or  $2,048 \times 2$ . Figure 5 shows the ACEX 1K EAB memory configurations.

Figure 5. ACEX 1K EAB Memory Configurations



Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 16$  RAM blocks can be combined to form a  $256 \times 32$  block, and two  $512 \times 8$  RAM blocks can be combined to form a  $512 \times 16$  block. Figure 6 shows examples of multiple EAB combination.

Figure 6. Examples of Combining ACEX 1K EABs



If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. Altera software automatically combines EABs to meet a designer's RAM specifications.

EABs provide flexible options for driving and controlling clock signals. Different clocks and clock enables can be used for reading and writing to the EAB. Registers can be independently inserted on the data input, EAB output, write address, write enable signals, read address, and read enable signals. The global signals and the EAB local interconnect can drive write-enable, read-enable, and clock-enable signals. The global signals, dedicated clock pins, and EAB local interconnect can drive the EAB clock signals. Because the LEs drive the EAB local interconnect, the LEs can control write-enable, read-enable, clear, clock, and clock-enable signals.

An EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs (see Figures 2 and 4). The column interconnect, which is adjacent to the EAB, has twice as many channels as other columns in the device.

## Logic Array Block

An LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the ACEX 1K architecture, facilitating efficient routing with optimum device utilization and high performance. Figure 7 shows the ACEX 1K LAB.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

## Logic Element

The LE, the smallest unit of logic in the ACEX 1K architecture, has a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure. Figure 8 shows the ACEX 1K LE.

### Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the ACEX 1K architecture to efficiently implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the compiler during design processing, or manually by the designer during design entry. Parameterized functions, such as LPM and DesignWare functions, automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EP1K50 device, the carry chain stops at the eighteenth LAB, and a new carry chain begins at the nineteenth LAB.

Figure 9 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.

## LE Operating Modes

The ACEX 1K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 11 shows the ACEX 1K LE operating modes.

#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but it supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used; one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

### Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

Tables 11 and 12 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

| Table 11.             | ClockLock & ClockBoost Parameters for -1                                | Speed-Grade De             | vices |     |                               |      |
|-----------------------|---|----------------------------|-------|-----|-------------------------------|------|
| Symbol                | Parameter   | Condition                  | Min   | Тур | Max                           | Unit |
| $t_R$                 | Input rise time   |                            |       |     | 5                             | ns   |
| $t_{F}$               | Input fall time   |                            |       |     | 5                             | ns   |
| $t_{INDUTY}$          | Input duty cycle  |                            | 40    |     | 60                            | %    |
| f <sub>CLK1</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 1) |                            | 25    |     | 180                           | MHz  |
| f <sub>CLK2</sub>     | Input clock frequency (ClockBoost clock multiplication factor equals 2) |                            | 16    |     | 90                            | MHz  |
| f <sub>CLKDEV</sub>   | Input deviation from user specification in the Altera software $(1)$    |                            |       |     | 25,000<br><i>(</i> 2 <i>)</i> | PPM  |
| t <sub>INCLKSTB</sub> | Input clock stability (measured between adjacent clocks)                |                            |       |     | 100                           | ps   |
| t <sub>LOCK</sub>     | Time required for ClockLock or ClockBoost to acquire lock (3)           |                            |       |     | 10                            | μs   |
| t <sub>JITTER</sub>   | Jitter on ClockLock or ClockBoost-                                      | t <sub>INCLKSTB</sub> <100 |       |     | 250 (4)                       | ps   |
|                       | generated clock (4)   | $t_{INCLKSTB} < 50$        |       |     | 200 (4)                       | ps   |
| t <sub>OUTDUTY</sub>  | Duty cycle for ClockLock or ClockBoost-<br>generated clock              |                            | 40    | 50  | 60                            | %    |

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V  $V_{\rm CCINT}$  level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with  $V_{\rm CCIO}$  levels higher than 3.0 V achieve a faster timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

Table 13 summarizes ACEX 1K MultiVolt I/O support.

| Table 13. ACEX 1      | K MultiVo | It I/O Supp  | oort         |              |            |          |
|-----------------------|-----------|--------------|--------------|--------------|------------|----------|
| V <sub>CCIO</sub> (V) | Inp       | out Signal   | (V)          | Out          | put Signal | (V)      |
|                       | 2.5       | 3.3          | 5.0          | 2.5          | 3.3        | 5.0      |
| 2.5                   | <b>✓</b>  | <b>√</b> (1) | <b>√</b> (1) | ✓            |            |          |
| 3.3                   | <b>✓</b>  | <b>✓</b>     | <b>√</b> (1) | <b>√</b> (2) | <b>✓</b>   | <b>✓</b> |

#### Notes:

- (1) The PCI clamping diode must be disabled on an input which is driven with a voltage higher than  $V_{\rm CCIO}$ .
- (2) When  $V_{\rm CCIO}$  = 3.3 V, an ACEX 1K device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on ACEX 1K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a higher  $V_{IH}$  than LVTTL. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting the CMOS  $V_{OH}$  requirement. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{OL}$  current specification should be considered when selecting a pull-up resistor.

## Power Sequencing & Hot-Socketing

Because ACEX 1K devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power planes can be powered in any order.

Signals can be driven into ACEX 1K devices before and during power up without damaging the device. Additionally, ACEX 1K devices do not drive out during power up. Once operating conditions are reached, ACEX 1K devices operate as specified by the user.

Figure 20. ACEX 1K JTAG Waveforms




Table 17 shows the timing parameters and values for ACEX 1K devices.

| Symbol            | Parameter                                      | Min | Max | Unit |
|-------------------|--|-----|-----|------|
| t <sub>JCP</sub>  | TCK clock period                               | 100 |     | ns   |
| t <sub>JCH</sub>  | TCK clock high time                            | 50  |     | ns   |
| t <sub>JCL</sub>  | TCK clock low time                             | 50  |     | ns   |
| t <sub>JPSU</sub> | JTAG port setup time                           | 20  |     | ns   |
| t <sub>JPH</sub>  | JTAG port hold time                            | 45  |     | ns   |
| t <sub>JPCO</sub> | JTAG port clock to output                      |     | 25  | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output       |     | 25  | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance       |     | 25  | ns   |
| t <sub>JSSU</sub> | Capture register setup time                    | 20  |     | ns   |
| t <sub>JSH</sub>  | Capture register hold time                     | 45  |     | ns   |
| t <sub>JSCO</sub> | Update register clock to output                |     | 35  | ns   |
| t <sub>JSZX</sub> | Update register high impedance to valid output |     | 35  | ns   |
| t <sub>JSXZ</sub> | Update register valid output to high impedance |     | 35  | ns   |




Figure 23. Output Drive Characteristics of ACEX 1K Devices

## **Timing Model**

The continuous, high-performance FastTrack Interconnect routing resources ensure accurate simulation and timing analysis as well as predictable performance. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and, therefore, have an unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:


- LE register clock-to-output delay  $(t_{CO})$
- Interconnect delay ( $t_{SAMEROW}$ )
- LE look-up table delay ( $t_{LUT}$ )
- LE register setup time  $(t_{SI})$

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.


Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device.

Figure 24. ACEX 1K Device Timing Model



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. ACEX 1K Device LE Timing Model



| Symbol              |     |     | Speed | Grade |     |      | Unit |
|---------------------|-----|-----|-------|-------|-----|------|------|
|                     | -1  |     | -     | -2    |     | 3    |      |
|                     | Min | Max | Min   | Max   | Min | Max  |      |
| $t_{IOD}$           |     | 2.6 |       | 3.1   |     | 4.0  | ns   |
| t <sub>IOC</sub>    |     | 0.3 |       | 0.4   |     | 0.5  | ns   |
| t <sub>IOCO</sub>   |     | 0.9 |       | 1.0   |     | 1.4  | ns   |
| t <sub>IOCOMB</sub> |     | 0.0 |       | 0.0   |     | 0.0  | ns   |
| t <sub>IOSU</sub>   | 1.3 |     | 1.5   |       | 2.0 |      | ns   |
| t <sub>IOH</sub>    | 0.9 |     | 1.0   |       | 1.4 |      | ns   |
| t <sub>IOCLR</sub>  |     | 1.1 |       | 1.3   |     | 1.7  | ns   |
| t <sub>OD1</sub>    |     | 3.1 |       | 3.7   |     | 4.1  | ns   |
| t <sub>OD2</sub>    |     | 2.6 |       | 3.3   |     | 3.9  | ns   |
| t <sub>OD3</sub>    |     | 5.8 |       | 6.9   |     | 8.3  | ns   |
| $t_{XZ}$            |     | 3.8 |       | 4.5   |     | 5.9  | ns   |
| $t_{ZX1}$           |     | 3.8 |       | 4.5   |     | 5.9  | ns   |
| $t_{ZX2}$           |     | 3.3 |       | 4.1   |     | 5.7  | ns   |
| $t_{ZX3}$           |     | 6.5 |       | 7.7   |     | 10.1 | ns   |
| t <sub>INREG</sub>  |     | 3.7 |       | 4.3   |     | 5.7  | ns   |
| t <sub>IOFD</sub>   |     | 0.9 |       | 1.0   |     | 1.4  | ns   |
| t <sub>INCOMB</sub> |     | 1.9 |       | 2.3   |     | 3.0  | ns   |

| Table 37. EP1K3   | 0 Device LE 1 | Timing Micr | oparameters | (Part 2 of . | <b>2)</b> Note | (1) |      |
|-------------------|---------------|-------------|-------------|--------------|----------------|-----|------|
| Symbol            |               |             | Speed       | Grade        |                |     | Unit |
|                   | _             | 1           | -           | -2           |                | -3  |      |
|                   | Min           | Max         | Min         | Max          | Min            | Max |      |
| t <sub>COMB</sub> |               | 0.4         |             | 0.4          |                | 0.6 | ns   |
| $t_{SU}$          | 0.4           |             | 0.6         |              | 0.6            |     | ns   |
| t <sub>H</sub>    | 0.7           |             | 1.0         |              | 1.3            |     | ns   |
| t <sub>PRE</sub>  |               | 0.8         |             | 0.9          |                | 1.2 | ns   |
| $t_{CLR}$         |               | 0.8         |             | 0.9          |                | 1.2 | ns   |
| t <sub>CH</sub>   | 2.0           |             | 2.5         |              | 2.5            |     | ns   |
| $t_{CL}$          | 2.0           |             | 2.5         |              | 2.5            |     | ns   |

| Symbol              |     |     | Speed | Grade |     |     | Unit |
|---------------------|-----|-----|-------|-------|-----|-----|------|
|                     | -1  |     | -2    |       | -3  |     |      |
|                     | Min | Max | Min   | Max   | Min | Max |      |
| t <sub>IOD</sub>    |     | 2.4 |       | 2.8   |     | 3.8 | ns   |
| t <sub>ioc</sub>    |     | 0.3 |       | 0.4   |     | 0.5 | ns   |
| t <sub>IOCO</sub>   |     | 1.0 |       | 1.1   |     | 1.6 | ns   |
| t <sub>IOCOMB</sub> |     | 0.0 |       | 0.0   |     | 0.0 | ns   |
| t <sub>iosu</sub>   | 1.2 |     | 1.4   |       | 1.9 |     | ns   |
| t <sub>IOH</sub>    | 0.3 |     | 0.4   |       | 0.5 |     | ns   |
| t <sub>IOCLR</sub>  |     | 1.0 |       | 1.1   |     | 1.6 | ns   |
| t <sub>OD1</sub>    |     | 1.9 |       | 2.3   |     | 3.0 | ns   |
| OD2                 |     | 1.4 |       | 1.8   |     | 2.5 | ns   |
| t <sub>OD3</sub>    |     | 4.4 |       | 5.2   |     | 7.0 | ns   |
| t <sub>XZ</sub>     |     | 2.7 |       | 3.1   | •   | 4.3 | ns   |
| t <sub>ZX1</sub>    |     | 2.7 |       | 3.1   | •   | 4.3 | ns   |
| t <sub>ZX2</sub>    |     | 2.2 |       | 2.6   | •   | 3.8 | ns   |
| tzx3                |     | 5.2 |       | 6.0   |     | 8.3 | ns   |
| INREG               |     | 3.4 |       | 4.1   | •   | 5.5 | ns   |
| IOFD                |     | 0.8 |       | 1.3   |     | 2.4 | ns   |
| t <sub>INCOMB</sub> |     | 0.8 |       | 1.3   |     | 2.4 | ns   |

| Symbol                   | Speed Grade |     |     |     |     |     |    |  |
|--------------------------|-------------|-----|-----|-----|-----|-----|----|--|
|                          | -1          |     | -2  |     | -3  |     |    |  |
|                          | Min         | Max | Min | Max | Min | Max |    |  |
| DIN2IOE                  |             | 1.8 |     | 2.4 |     | 2.9 | ns |  |
| t <sub>DIN2LE</sub>      |             | 1.5 |     | 1.8 |     | 2.4 | ns |  |
| t <sub>DIN2DATA</sub>    |             | 1.5 |     | 1.8 |     | 2.2 | ns |  |
| t <sub>DCLK2IOE</sub>    |             | 2.2 |     | 2.6 |     | 3.0 | ns |  |
| t <sub>DCLK2LE</sub>     |             | 1.5 |     | 1.8 |     | 2.4 | ns |  |
| t <sub>SAMELAB</sub>     |             | 0.1 |     | 0.2 |     | 0.3 | ns |  |
| t <sub>SAMEROW</sub>     |             | 2.0 |     | 2.4 |     | 2.7 | ns |  |
| t <sub>SAME</sub> COLUMN |             | 0.7 |     | 1.0 |     | 0.8 | ns |  |
| t <sub>DIFFROW</sub>     |             | 2.7 |     | 3.4 |     | 3.5 | ns |  |
| t <sub>TWOROWS</sub>     |             | 4.7 |     | 5.8 |     | 6.2 | ns |  |
| LEPERIPH                 |             | 2.7 |     | 3.4 |     | 3.8 | ns |  |
| LABCARRY                 |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>LABCASC</sub>     |             | 0.8 |     | 0.8 |     | 1.1 | ns |  |

| Table 42. EP1K3        | 0 External Ti | ming Param  | <b>eters</b> Not | es (1), (2) |     |      |    |  |  |
|------------------------|---------------|-------------|------------------|-------------|-----|------|----|--|--|
| Symbol                 |               | Speed Grade |                  |             |     |      |    |  |  |
|                        | -1            |             | -                | -2          |     | 3    |    |  |  |
|                        | Min           | Max         | Min              | Max         | Min | Max  |    |  |  |
| t <sub>DRR</sub>       |               | 8.0         |                  | 9.5         |     | 12.5 | ns |  |  |
| t <sub>INSU</sub> (3)  | 2.1           |             | 2.5              |             | 3.9 |      | ns |  |  |
| t <sub>INH</sub> (3)   | 0.0           |             | 0.0              |             | 0.0 |      | ns |  |  |
| t <sub>оитсо</sub> (3) | 2.0           | 4.9         | 2.0              | 5.9         | 2.0 | 7.6  | ns |  |  |
| t <sub>INSU</sub> (4)  | 1.1           |             | 1.5              |             | -   |      | ns |  |  |
| t <sub>INH</sub> (4)   | 0.0           |             | 0.0              |             | -   |      | ns |  |  |
| t <sub>оитсо</sub> (4) | 0.5           | 3.9         | 0.5              | 4.9         | -   | -    | ns |  |  |
| t <sub>PCISU</sub>     | 3.0           |             | 4.2              |             | -   |      | ns |  |  |
| t <sub>PCIH</sub>      | 0.0           |             | 0.0              |             | -   |      | ns |  |  |
| t <sub>PCICO</sub>     | 2.0           | 6.0         | 2.0              | 7.5         | -   | _    | ns |  |  |

| Table 43. EP1K30           | External Bio | directional 1 | iming Para | meters No | otes (1), (2) |     |    |
|----------------------------|--------------|---------------|------------|-----------|---------------|-----|----|
| Symbol                     |              | Unit          |            |           |               |     |    |
|                            | -1           |               | -2         |           | -3            |     |    |
|                            | Min          | Max           | Min        | Max       | Min           | Max |    |
| t <sub>INSUBIDIR</sub> (3) | 2.8          |               | 3.9        |           | 5.2           |     | ns |
| t <sub>INHBIDIR</sub> (3)  | 0.0          |               | 0.0        |           | 0.0           |     | ns |
| t <sub>INSUBIDIR</sub> (4) | 3.8          |               | 4.9        |           | -             |     | ns |
| t <sub>INHBIDIR</sub> (4)  | 0.0          |               | 0.0        |           | -             |     | ns |
| toutcobidir (3)            | 2.0          | 4.9           | 2.0        | 5.9       | 2.0           | 7.6 | ns |
| t <sub>XZBIDIR</sub> (3)   |              | 6.1           |            | 7.5       |               | 9.7 | ns |
| t <sub>ZXBIDIR</sub> (3)   |              | 6.1           |            | 7.5       |               | 9.7 | ns |
| toutcobidir (4)            | 0.5          | 3.9           | 0.5        | 4.9       | -             | -   | ns |
| t <sub>XZBIDIR</sub> (4)   |              | 5.1           |            | 6.5       |               | -   | ns |
| t <sub>ZXBIDIR</sub> (4)   |              | 5.1           |            | 6.5       |               | _   | ns |

#### Notes to tables:

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 44 through 50 show EP1K50 device external timing parameters.

| Symbol              | Speed Grade |     |     |     |     |     |    |  |  |
|---------------------|-------------|-----|-----|-----|-----|-----|----|--|--|
|                     | -1          |     | -2  |     | -3  |     |    |  |  |
|                     | Min         | Max | Min | Max | Min | Max |    |  |  |
| $t_{LUT}$           |             | 0.6 |     | 0.8 |     | 1.1 | ns |  |  |
| t <sub>CLUT</sub>   |             | 0.5 |     | 0.6 |     | 0.8 | ns |  |  |
| t <sub>RLUT</sub>   |             | 0.6 |     | 0.7 |     | 0.9 | ns |  |  |
| t <sub>PACKED</sub> |             | 0.2 |     | 0.3 |     | 0.4 | ns |  |  |
| $t_{EN}$            |             | 0.6 |     | 0.7 |     | 0.9 | ns |  |  |
| t <sub>CICO</sub>   |             | 0.1 |     | 0.1 |     | 0.1 | ns |  |  |
| t <sub>CGEN</sub>   |             | 0.4 |     | 0.5 |     | 0.6 | ns |  |  |
| t <sub>CGENR</sub>  |             | 0.1 |     | 0.1 |     | 0.1 | ns |  |  |
| CASC                |             | 0.5 |     | 0.8 |     | 1.0 | ns |  |  |
| $t_{\rm C}$         |             | 0.5 |     | 0.6 |     | 0.8 | ns |  |  |

| Symbol            | Speed Grade |     |     |     |     |     |    |  |
|-------------------|-------------|-----|-----|-----|-----|-----|----|--|
|                   | -           | 1   | -2  |     | -   | 3   |    |  |
|                   | Min         | Max | Min | Max | Min | Max |    |  |
| $t_{CO}$          |             | 0.6 |     | 0.6 |     | 0.7 | ns |  |
| t <sub>COMB</sub> |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>SU</sub>   | 0.5         |     | 0.6 |     | 0.7 |     | ns |  |
| $t_H$             | 0.5         |     | 0.6 |     | 0.8 |     | ns |  |
| t <sub>PRE</sub>  |             | 0.4 |     | 0.5 |     | 0.7 | ns |  |
| t <sub>CLR</sub>  |             | 0.8 |     | 1.0 |     | 1.2 | ns |  |
| t <sub>CH</sub>   | 2.0         |     | 2.5 |     | 3.0 |     | ns |  |
| $t_{CL}$          | 2.0         |     | 2.5 |     | 3.0 |     | ns |  |

| Symbol              | Speed Grade |     |     |     |     |     |    |
|---------------------|-------------|-----|-----|-----|-----|-----|----|
|                     | -1          |     | -2  |     | -3  |     |    |
|                     | Min         | Max | Min | Max | Min | Max |    |
| $t_{IOD}$           |             | 1.3 |     | 1.3 |     | 1.9 | ns |
| t <sub>IOC</sub>    |             | 0.3 |     | 0.4 |     | 0.4 | ns |
| t <sub>IOCO</sub>   |             | 1.7 |     | 2.1 |     | 2.6 | ns |
| t <sub>IOCOMB</sub> |             | 0.5 |     | 0.6 |     | 0.8 | ns |
| t <sub>IOSU</sub>   | 0.8         |     | 1.0 |     | 1.3 |     | ns |
| t <sub>IOH</sub>    | 0.4         |     | 0.5 |     | 0.6 |     | ns |
| t <sub>IOCLR</sub>  |             | 0.2 |     | 0.2 |     | 0.4 | ns |
| t <sub>OD1</sub>    |             | 1.2 |     | 1.2 |     | 1.9 | ns |
| t <sub>OD2</sub>    |             | 0.7 |     | 0.8 |     | 1.7 | ns |
| t <sub>OD3</sub>    |             | 2.7 |     | 3.0 |     | 4.3 | ns |
| $t_{XZ}$            |             | 4.7 |     | 5.7 |     | 7.5 | ns |
| $t_{ZX1}$           |             | 4.7 |     | 5.7 |     | 7.5 | ns |
| $t_{ZX2}$           |             | 4.2 |     | 5.3 |     | 7.3 | ns |
| $t_{ZX3}$           |             | 6.2 |     | 7.5 |     | 9.9 | ns |
| t <sub>INREG</sub>  |             | 3.5 |     | 4.2 |     | 5.6 | ns |
| t <sub>IOFD</sub>   |             | 1.1 |     | 1.3 |     | 1.8 | ns |
| t <sub>INCOMB</sub> |             | 1.1 |     | 1.3 |     | 1.8 | ns |

| Symbol                 | Speed Grade |     |     |     |     |     |    |  |
|------------------------|-------------|-----|-----|-----|-----|-----|----|--|
|                        | -1          |     | -2  |     | -3  |     |    |  |
|                        | Min         | Max | Min | Max | Min | Max |    |  |
| t <sub>EABDATA1</sub>  |             | 1.5 |     | 2.0 |     | 2.6 | ns |  |
| t <sub>EABDATA1</sub>  |             | 0.0 |     | 0.0 |     | 0.0 | ns |  |
| t <sub>EABWE1</sub>    |             | 1.5 |     | 2.0 |     | 2.6 | ns |  |
| t <sub>EABWE2</sub>    |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>EABRE1</sub>    |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>EABRE2</sub>    |             | 0.0 |     | 0.0 |     | 0.0 | ns |  |
| t <sub>EABCLK</sub>    |             | 0.0 |     | 0.0 |     | 0.0 | ns |  |
| t <sub>EABCO</sub>     |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>EABBYPASS</sub> |             | 0.1 |     | 0.1 |     | 0.2 | ns |  |
| t <sub>EABSU</sub>     | 0.8         |     | 1.0 |     | 1.4 |     | ns |  |
| t <sub>EABH</sub>      | 0.1         |     | 0.1 |     | 0.2 |     | ns |  |
| t <sub>EABCLR</sub>    | 0.3         |     | 0.4 |     | 0.5 |     | ns |  |
| $t_{AA}$               |             | 4.0 |     | 5.1 |     | 6.6 | ns |  |
| $t_{WP}$               | 2.7         |     | 3.5 |     | 4.7 |     | ns |  |
| t <sub>RP</sub>        | 1.0         |     | 1.3 |     | 1.7 |     | ns |  |
| t <sub>WDSU</sub>      | 1.0         |     | 1.3 |     | 1.7 |     | ns |  |
| $t_{WDH}$              | 0.2         |     | 0.2 |     | 0.3 |     | ns |  |
| t <sub>WASU</sub>      | 1.6         |     | 2.1 |     | 2.8 |     | ns |  |
| t <sub>WAH</sub>       | 1.6         |     | 2.1 |     | 2.8 |     | ns |  |
| t <sub>RASU</sub>      | 3.0         |     | 3.9 |     | 5.2 |     | ns |  |
| t <sub>RAH</sub>       | 0.1         |     | 0.1 |     | 0.2 |     | ns |  |
| $t_{WO}$               |             | 1.5 |     | 2.0 |     | 2.6 | ns |  |
| $t_{DD}$               |             | 1.5 |     | 2.0 |     | 2.6 | ns |  |
| t <sub>EABOUT</sub>    |             | 0.2 |     | 0.3 |     | 0.3 | ns |  |
| t <sub>EABCH</sub>     | 1.5         |     | 2.0 |     | 2.5 |     | ns |  |
| t <sub>EABCL</sub>     | 2.7         |     | 3.5 |     | 4.7 |     | ns |  |

| Symbol                   | Speed Grade |     |     |     |     |     |    |  |
|--------------------------|-------------|-----|-----|-----|-----|-----|----|--|
|                          | -1          |     | -2  |     | -3  |     | 1  |  |
|                          | Min         | Max | Min | Max | Min | Max |    |  |
| t <sub>DIN2IOE</sub>     |             | 3.1 |     | 3.6 |     | 4.4 | ns |  |
| t <sub>DIN2LE</sub>      |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>DIN2DATA</sub>    |             | 1.6 |     | 1.8 |     | 2.0 | ns |  |
| t <sub>DCLK2IOE</sub>    |             | 0.8 |     | 1.1 |     | 1.4 | ns |  |
| t <sub>DCLK2LE</sub>     |             | 0.3 |     | 0.4 |     | 0.5 | ns |  |
| t <sub>SAMELAB</sub>     |             | 0.1 |     | 0.1 |     | 0.2 | ns |  |
| t <sub>SAMEROW</sub>     |             | 1.5 |     | 2.5 |     | 3.4 | ns |  |
| t <sub>SAME</sub> COLUMN |             | 0.4 |     | 1.0 |     | 1.6 | ns |  |
| t <sub>DIFFROW</sub>     |             | 1.9 |     | 3.5 |     | 5.0 | ns |  |
| t <sub>TWOROWS</sub>     |             | 3.4 |     | 6.0 |     | 8.4 | ns |  |
| t <sub>LEPERIPH</sub>    |             | 4.3 |     | 5.4 |     | 6.5 | ns |  |
| t <sub>LABCARRY</sub>    |             | 0.5 |     | 0.7 |     | 0.9 | ns |  |
| t <sub>LABCASC</sub>     |             | 0.8 |     | 1.0 |     | 1.4 | ns |  |

| Table 56. EP1K100 External Timing Parameters Notes (1), (2) |                |     |     |      |     |      |    |  |  |
|---|----------------|-----|-----|------|-----|------|----|--|--|
| Symbol  | ol Speed Grade |     |     |      |     |      |    |  |  |
|   | -1             |     | -2  |      | -3  |      |    |  |  |
|   | Min            | Max | Min | Max  | Min | Max  |    |  |  |
| t <sub>DRR</sub>  |                | 9.0 |     | 12.0 |     | 16.0 | ns |  |  |
| t <sub>INSU</sub> (3)                                       | 2.0            |     | 2.5 |      | 3.3 |      | ns |  |  |
| t <sub>INH</sub> (3)  | 0.0            |     | 0.0 |      | 0.0 |      | ns |  |  |
| t <sub>оитсо</sub> (3)                                      | 2.0            | 5.2 | 2.0 | 6.9  | 2.0 | 9.1  | ns |  |  |
| t <sub>INSU</sub> (4)                                       | 2.0            |     | 2.2 |      | _   |      | ns |  |  |
| t <sub>INH</sub> (4)  | 0.0            |     | 0.0 |      | -   |      | ns |  |  |
| t <sub>OUTCO</sub> (4)                                      | 0.5            | 3.0 | 0.5 | 4.6  | _   | _    | ns |  |  |
| t <sub>PCISU</sub>  | 3.0            |     | 6.2 |      | _   |      | ns |  |  |
| t <sub>PCIH</sub>   | 0.0            |     | 0.0 |      | _   |      | ns |  |  |
| t <sub>PCICO</sub>  | 2.0            | 6.0 | 2.0 | 6.9  | _   | _    | ns |  |  |