

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	49152
Number of I/O	333
Number of Gates	257000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k100fi484-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

# Functional Description


Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.

When used as RAM, each EAB can be configured in any of the following sizes:  $256 \times 16$ ;  $512 \times 8$ ;  $1,024 \times 4$ ; or  $2,048 \times 2$ . Figure 5 shows the ACEX 1K EAB memory configurations.

Figure 5. ACEX 1K EAB Memory Configurations



Larger blocks of RAM are created by combining multiple EABs. For example, two  $256 \times 16$  RAM blocks can be combined to form a  $256 \times 32$  block, and two  $512 \times 8$  RAM blocks can be combined to form a  $512 \times 16$  block. Figure 6 shows examples of multiple EAB combination.

Figure 6. Examples of Combining ACEX 1K EABs





Figure 8. ACEX 1K Logic Element



The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the LUT's output drives the LE's output.

The LE has two outputs that drive the interconnect: one drives the local interconnect, and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The ACEX 1K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders, and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.

#### Carry Chain

The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the ACEX 1K architecture to efficiently implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the compiler during design processing, or manually by the designer during design entry. Parameterized functions, such as LPM and DesignWare functions, automatically take advantage of carry chains.

Carry chains longer than eight LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, in the EP1K50 device, the carry chain stops at the eighteenth LAB, and a new carry chain begins at the nineteenth LAB.

Figure 9 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.

#### LE Operating Modes

The ACEX 1K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 11 shows the ACEX 1K LE operating modes.

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Table 7 lists the sources for each peripheral control signal and shows how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. Table 7 also shows the rows that can drive global signals.

Table 7. Peripheral Bus Sources for ACEX Devices						
Peripheral Control Signal	EP1K10	EP1K30	EP1K50	EP1K100		
OE0	Row A	Row A	Row A	Row A		
OE1	Row A	Row B	Row B	Row C		
OE2	Row B	Row C	Row D	Row E		
OE3	Row B	Row D	Row F	Row L		
OE4	Row C	Row E	Row H	Row I		
OE5	Row C	Row F	Row J	Row K		
CLKENAO/CLKO/GLOBALO	Row A	Row A	Row A	Row F		
CLKENA1/OE6/GLOBAL1	Row A	Row B	Row C	Row D		
CLKENA2/CLR0	Row B	Row C	Row E	Row B		
CLKENA3/OE7/GLOBAL2	Row B	Row D	Row G	Row H		
CLKENA4/CLR1	Row C	Row E	Row I	Row J		
CLKENA5/CLK1/GLOBAL3	Row C	Row F	Row J	Row G		


Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code>. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-high pin that can be used to tri-state all pins on the device. This option can be set in the Altera software. The built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

#### Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

Figure 16. ACEX 1K Row-to-IOE Connections Note (1)



#### Note:

(1) The values for m and n are shown in Table 8.

Table 8 lists the ACEX 1K row-to-IOE interconnect resources.

Table 8. ACEX 1K Row-to-IOE Interconnect Resources					
Device	Channels per Row (n)	Row Channels per Pin (m)			
EP1K10	144	18			
EP1K30	216	27			
EP1K50	216	27			
EP1K100	312	39			

Tables 11 and 12 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

Table 11.	ClockLock & ClockBoost Parameters for -1	Speed-Grade De	vices			
Symbol	Parameter	Condition	Min	Тур	Max	Unit
$t_R$	Input rise time				5	ns
$t_{F}$	Input fall time				5	ns
$t_{INDUTY}$	Input duty cycle		40		60	%
f <sub>CLK1</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz
f <sub>CLKDEV</sub>	Input deviation from user specification in the Altera software $(1)$				25,000 <i>(</i> 2 <i>)</i>	PPM
t <sub>INCLKSTB</sub>	Input clock stability (measured between adjacent clocks)				100	ps
t <sub>LOCK</sub>	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t <sub>JITTER</sub>	Jitter on ClockLock or ClockBoost-	t <sub>INCLKSTB</sub> <100			250 (4)	ps
	generated clock (4)	t <sub>INCLKSTB</sub> < 50			200 (4)	ps
t <sub>OUTDUTY</sub>	Duty cycle for ClockLock or ClockBoost- generated clock		40	50	60	%

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V  $V_{\rm CCINT}$  level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with  $V_{\rm CCIO}$  levels higher than 3.0 V achieve a faster timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

Table 13 summarizes ACEX 1K MultiVolt I/O support.

Table 13. ACEX 1K MultiVolt I/O Support						
V <sub>CCIO</sub> (V)	Inp	out Signal	(V)	Out	put Signal	(V)
	2.5	3.3	5.0	2.5	3.3	5.0
2.5	<b>✓</b>	<b>√</b> (1)	<b>√</b> (1)	✓		
3.3	<b>✓</b>	<b>✓</b>	<b>√</b> (1)	<b>√</b> (2)	<b>✓</b>	<b>✓</b>

#### Notes:

- (1) The PCI clamping diode must be disabled on an input which is driven with a voltage higher than  $V_{\rm CCIO}$ .
- (2) When  $V_{\rm CCIO}$  = 3.3 V, an ACEX 1K device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on ACEX 1K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a higher  $V_{IH}$  than LVTTL. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting the CMOS  $V_{OH}$  requirement. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{OL}$  current specification should be considered when selecting a pull-up resistor.

### Power Sequencing & Hot-Socketing

Because ACEX 1K devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power planes can be powered in any order.

Signals can be driven into ACEX 1K devices before and during power up without damaging the device. Additionally, ACEX 1K devices do not drive out during power up. Once operating conditions are reached, ACEX 1K devices operate as specified by the user.

Figure 20. ACEX 1K JTAG Waveforms




Table 17 shows the timing parameters and values for ACEX 1K devices.

Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	100		ns
t <sub>JCH</sub>	TCK clock high time	50		ns
t <sub>JCL</sub>	TCK clock low time	50		ns
t <sub>JPSU</sub>	JTAG port setup time	20		ns
t <sub>JPH</sub>	JTAG port hold time	45		ns
t <sub>JPCO</sub>	JTAG port clock to output		25	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns
t <sub>JSSU</sub>	Capture register setup time	20		ns
t <sub>JSH</sub>	Capture register hold time	45		ns
t <sub>JSCO</sub>	Update register clock to output		35	ns
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns

Table 2	1. ACEX 1K Device Capacitan	ce Note (14)			
Symbol	Parameter	Conditions	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial- and extended-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (6) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  V or 3.3 V.
- (7) These values are specified under the ACEX 1K Recommended Operating Conditions shown in Table 19 on page 46.
- (8) The ACEX 1K input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 22.
- The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The  $I_{OL}$  parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed grade commercial temperature devices and -2 speed grade industrial and extended temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V<sub>CCIO</sub> by an external source.
- (14) Capacitance is sample-tested only.

Figure 22 shows the required relationship between  $V_{CCIO}$  and  $V_{CCINT}$  to satisfy 3.3-V PCI compliance.




Figure 22. Relationship between  $V_{CCIO}$  &  $V_{CCINT}$  for 3.3-V PCI Compliance

Figure 23 shows the typical output drive characteristics of ACEX 1K devices with 3.3-V and 2.5-V  $V_{\rm CCIO}$ . The output driver is compliant to the 3.3-V *PCI Local Bus Specification, Revision 2.2* (when VCCIO pins are connected to 3.3 V). ACEX 1K devices with a -1 speed grade also comply with the drive strength requirements of the *PCI Local Bus Specification, Revision 2.2* (when VCCINT pins are powered with a minimum supply of 2.375 V, and VCCIO pins are connected to 3.3 V). Therefore, these devices can be used in open 5.0-V PCI systems.

Tables 27 through 29 describe the ACEX 1K external timing parameters and their symbols.

Table 27. Exte	ernal Reference Timing Parameters Note (1)	
Symbol	Parameter	Conditions
t <sub>DRR</sub>	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(2)

Table 28. Ex	ternal Timing Parameters	
Symbol	Parameter	Conditions
t <sub>INSU</sub>	Setup time with global clock at IOE register	(3)
t <sub>INH</sub>	Hold time with global clock at IOE register	(3)
tоитсо	Clock-to-output delay with global clock at IOE register	(3)
t <sub>PCISU</sub>	Setup time with global clock for registers used in PCI designs	(3), (4)
t <sub>PCIH</sub>	Hold time with global clock for registers used in PCI designs	(3), (4)
t <sub>PCICO</sub>	Clock-to-output delay with global clock for registers used in PCI designs	(3), (4)

Table 29. Ext	ernal Bidirectional Timing Parameters Note (3)	
Symbol	Parameter	Conditions
t <sub>INSUBIDIR</sub>	Setup time for bidirectional pins with global clock at same-row or same-column LE register	
t <sub>INHBIDIR</sub>	Hold time for bidirectional pins with global clock at same-row or same-column LE register	
t <sub>OUTCOBIDIR</sub>	Clock-to-output delay for bidirectional pins with global clock at IOE register	CI = 35 pF
t <sub>XZBIDIR</sub>	Synchronous IOE output buffer disable delay	CI = 35 pF
t <sub>ZXBIDIR</sub>	Synchronous IOE output buffer enable delay, slow slew rate = off	CI = 35 pF

#### Notes to tables:

- (1) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (2) Contact Altera Applications for test circuit specifications and test conditions.
- (3) These timing parameters are sample-tested only.
- (4) This parameter is measured with the measurement and test conditions, including load, specified in the *PCI Local Bus Specification, Revision 2.2.*

Symbol		Speed Grade					
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{IOD}$		2.6		3.1		4.0	ns
t <sub>IOC</sub>		0.3		0.4		0.5	ns
t <sub>IOCO</sub>		0.9		1.0		1.4	ns
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns
t <sub>iosu</sub>	1.3		1.5		2.0		ns
t <sub>IOH</sub>	0.9		1.0		1.4		ns
t <sub>IOCLR</sub>		1.1		1.3		1.7	ns
t <sub>OD1</sub>		3.1		3.7		4.1	ns
t <sub>OD2</sub>		2.6		3.3		3.9	ns
t <sub>OD3</sub>		5.8		6.9		8.3	ns
$t_{XZ}$		3.8		4.5		5.9	ns
$t_{ZX1}$		3.8		4.5		5.9	ns
$t_{ZX2}$		3.3		4.1		5.7	ns
$t_{ZX3}$		6.5		7.7		10.1	ns
t <sub>INREG</sub>		3.7		4.3		5.7	ns
t <sub>IOFD</sub>		0.9		1.0		1.4	ns
t <sub>INCOMB</sub>		1.9		2.3		3.0	ns

Symbol	Speed Grade						Unit
	-1		-	-2		3	
	Min	Max	Min	Max	Min	Max	
t <sub>EABDATA1</sub>		1.7		2.0		2.3	ns
t <sub>EABDATA1</sub>		0.6		0.7		0.8	ns
t <sub>EABWE1</sub>		1.1		1.3		1.4	ns
t <sub>EABWE2</sub>		0.4		0.4		0.5	ns
t <sub>EABRE1</sub>		0.8		0.9		1.0	ns
t <sub>EABRE2</sub>		0.4		0.4		0.5	ns
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns
t <sub>EABCO</sub>		0.3		0.3		0.4	ns
t <sub>EABBYPASS</sub>		0.5		0.6		0.7	ns
t <sub>EABSU</sub>	0.9		1.0		1.2		ns
t <sub>EABH</sub>	0.4		0.4		0.5		ns
t <sub>EABCLR</sub>	0.3		0.3		0.3		ns
$t_{AA}$		3.2		3.8		4.4	ns
$t_{WP}$	2.5		2.9		3.3		ns
t <sub>RP</sub>	0.9		1.1		1.2		ns
t <sub>WDSU</sub>	0.9		1.0		1.1		ns
$t_{WDH}$	0.1		0.1		0.1		ns
t <sub>WASU</sub>	1.7	-	2.0	-	2.3		ns
t <sub>WAH</sub>	1.8		2.1		2.4		ns
t <sub>RASU</sub>	3.1		3.7		4.2		ns
t <sub>RAH</sub>	0.2		0.2		0.2		ns
$t_{WO}$		2.5		2.9		3.3	ns
t <sub>DD</sub>		2.5		2.9		3.3	ns
t <sub>EABOUT</sub>		0.5		0.6		0.7	ns
t <sub>EABCH</sub>	1.5		2.0		2.3		ns
t <sub>EABCL</sub>	2.5		2.9		3.3		ns

**ACEX 1K Programmable Logic Device Family Data Sheet** 

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		6.4		7.6		8.8	ns	
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns	
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns	
t <sub>EABWP</sub>	2.5		2.9	-	3.3		ns	
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns	
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns	
t <sub>EABDD</sub>		5.7		6.7		7.7	ns	
t <sub>EABDATA</sub> CO		0.8		0.9		1.1	ns	
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns	
t <sub>EABDATAH</sub>	0.0		0.0	-	0.0		ns	
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns	
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns	
t <sub>EABWO</sub>		5.1		6.0		6.8	ns	

Tables 51 through 57 show EP1K100 device internal and external timing parameters.

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		0.7		1.0		1.5	ns	
t <sub>CLUT</sub>		0.5		0.7		0.9	ns	
t <sub>RLUT</sub>		0.6		0.8		1.1	ns	
t <sub>PACKED</sub>		0.3		0.4		0.5	ns	
t <sub>EN</sub>		0.2		0.3		0.3	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	
t <sub>CGENR</sub>		0.1		0.1		0.2	ns	
t <sub>CASC</sub>		0.6		0.9		1.2	ns	
$t_{C}$		0.8		1.0		1.4	ns	
t <sub>CO</sub>		0.6		0.8		1.1	ns	
t <sub>COMB</sub>		0.4		0.5		0.7	ns	
t <sub>SU</sub>	0.4		0.6		0.7		ns	
$t_H$	0.5		0.7		0.9		ns	
t <sub>PRE</sub>		0.8		1.0		1.4	ns	
t <sub>CLR</sub>		0.8		1.0		1.4	ns	
t <sub>CH</sub>	1.5		2.0		2.5		ns	
t <sub>CL</sub>	1.5		2.0		2.5		ns	

Symbol $t_{IOD}$	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
		1.7		2.0		2.6	ns	
t <sub>IOC</sub>		0.0		0.0		0.0	ns	
t <sub>IOCO</sub>		1.4		1.6		2.1	ns	
t <sub>IOCOMB</sub>		0.5		0.7		0.9	ns	
t <sub>IOSU</sub>	0.8		1.0		1.3		ns	
t <sub>IOH</sub>	0.7		0.9		1.2		ns	
t <sub>IOCLR</sub>		0.5		0.7		0.9	ns	
t <sub>OD1</sub>		3.0		4.2		5.6	ns	
t <sub>OD2</sub>		3.0		4.2		5.6	ns	
t <sub>OD3</sub>		4.0		5.5		7.3	ns	
$t_{XZ}$		3.5		4.6		6.1	ns	
$t_{ZX1}$		3.5		4.6		6.1	ns	
$t_{ZX2}$		3.5		4.6		6.1	ns	
$t_{ZX3}$		4.5		5.9		7.8	ns	
t <sub>INREG</sub>		2.0		2.6		3.5	ns	
t <sub>IOFD</sub>		0.5		0.8		1.2	ns	
t <sub>INCOMB</sub>		0.5		0.8		1.2	ns	

Symbol	Speed Grade							
	-1		-2		-3		l	
	Min	Max	Min	Max	Min	Max		
t <sub>DIN2IOE</sub>		3.1		3.6		4.4	ns	
t <sub>DIN2LE</sub>		0.3		0.4		0.5	ns	
t <sub>DIN2DATA</sub>		1.6		1.8		2.0	ns	
t <sub>DCLK2IOE</sub>		0.8		1.1		1.4	ns	
t <sub>DCLK2LE</sub>		0.3		0.4		0.5	ns	
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns	
t <sub>SAMEROW</sub>		1.5		2.5		3.4	ns	
t <sub>SAME</sub> COLUMN		0.4		1.0		1.6	ns	
t <sub>DIFFROW</sub>		1.9		3.5		5.0	ns	
t <sub>TWOROWS</sub>		3.4		6.0		8.4	ns	
t <sub>LEPERIPH</sub>		4.3		5.4		6.5	ns	
t <sub>LABCARRY</sub>		0.5		0.7		0.9	ns	
t <sub>LABCASC</sub>		0.8		1.0		1.4	ns	

Table 56. EP1K100 External Timing Parameters Notes (1), (2)									
Symbol		Speed Grade							
		1	-2		-3				
	Min	Max	Min	Max	Min	Max			
t <sub>DRR</sub>		9.0		12.0		16.0	ns		
t <sub>INSU</sub> (3)	2.0		2.5		3.3		ns		
t <sub>INH</sub> (3)	0.0		0.0		0.0		ns		
t <sub>оитсо</sub> (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns		
t <sub>INSU</sub> (4)	2.0		2.2		_		ns		
t <sub>INH</sub> (4)	0.0		0.0		-		ns		
t <sub>OUTCO</sub> (4)	0.5	3.0	0.5	4.6	_	_	ns		
t <sub>PCISU</sub>	3.0		6.2		_		ns		
t <sub>PCIH</sub>	0.0		0.0		_		ns		
t <sub>PCICO</sub>	2.0	6.0	2.0	6.9	_	_	ns		



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described

herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001

