

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	624
Number of Logic Elements/Cells	4992
Total RAM Bits	49152
Number of I/O	333
Number of Gates	257000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep1k100fi484-2n">https://www.e-xfl.com/product-detail/intel/ep1k100fi484-2n</a>

Table 5 shows ACEX 1K device performance for more complex designs. These designs are available as Altera MegaCore™ functions.

*Table 5. ACEX 1K Device Performance for Complex Designs*

Application	LEs Used	Performance			Units
		Speed Grade			
		-1	-2	-3	
16-bit, 8-tap parallel finite impulse response (FIR) filter	597	192	156	116	MSPS
8-bit, 512-point Fast Fourier transform (FFT) function	1,854	23.4	28.7	38.9	μs
		113	92	68	MHz
a16450 universal asynchronous receiver/transmitter (UART)	342	36	28	20.5	MHz

Each ACEX 1K device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

ACEX 1K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers EPC16, EPC2, EPC1, and EPC1441 configuration devices, which configure ACEX 1K devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera MasterBlaster™, ByteBlasterMV™, or BitBlaster™ download cables. After an ACEX 1K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 40 ms, real-time changes can be made during system operation.

ACEX 1K devices contain an interface that permits microprocessors to configure ACEX 1K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat an ACEX 1K device as memory and configure it by writing to a virtual memory location, simplifying device reconfiguration.



For more information on the configuration of ACEX 1K devices, see the following documents:

- [Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet](#)
- [MasterBlaster Serial/USB Communications Cable Data Sheet](#)
- [ByteBlasterMV Parallel Port Download Cable Data Sheet](#)
- [BitBlaster Serial Download Cable Data Sheet](#)

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2.0.0 and 3.0.0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.




For more information, see the [MAX+PLUS II Programmable Logic Development System & Software Data Sheet](#) and the [Quartus Programmable Logic Development System & Software Data Sheet](#).

## Functional Description

Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

Figure 8. ACEX 1K Logic Element



The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinational functions, the flipflop is bypassed and the LUT's output drives the LE's output.


The LE has two outputs that drive the interconnect: one drives the local interconnect, and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The ACEX 1K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders, and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.


In addition to the six clear and preset modes, ACEX 1K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. ACEX 1K LE Clear & Preset Modes


**Asynchronous Clear**




**Asynchronous Preset**




**Asynchronous Preset & Clear**




**Asynchronous Load with Clear**



**Asynchronous Load without Clear or Preset**



**Asynchronous Load with Preset**



## FastTrack Interconnect Routing Structure

In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.


The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. [Figure 13](#) shows the ACEX 1K LAB.

Figure 13. ACEX 1K LAB Connections to Row & Column Interconnect




## SameFrame Pin-Outs

ACEX 1K devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EP1K10 device in a 256-pin FineLine BGA package to an EP1K100 device in a 484-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board that takes advantage of this migration. **Figure 18** shows an example of SameFrame pin-out.

*Figure 18. SameFrame Pin-Out Example*



**Table 10** shows the ACEX 1K device/package combinations that support SameFrame pin-outs for ACEX 1K devices. All FineLine BGA packages support SameFrame pin-outs, providing the flexibility to migrate not only from device to device within the same package, but also from one package to another. The I/O count will vary from device to device.




## Generic Testing

Each ACEX 1K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for ACEX 1K devices are made under conditions equivalent to those shown in [Figure 21](#). Multiple test patterns can be used to configure devices during all stages of the production flow.

**Figure 21. ACEX 1K AC Test Conditions**

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V devices or outputs.



## Operating Conditions

[Tables 18](#) through [21](#) provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V ACEX 1K devices.

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CCINT}$	Supply voltage	With respect to ground (2)	-0.5	3.6	V
$V_{CCIO}$			-0.5	4.6	V
$V_I$			DC input voltage	-2.0	5.75
$I_{OUT}$	DC output current, per pin		-25	25	mA
$T_{STG}$	Storage temperature	No bias	-65	150	°C
$T_{AMB}$	Ambient temperature	Under bias	-65	135	°C
$T_J$	Junction temperature	PQFP, TQFP, and BGA packages, under bias		135	°C

**Table 19. ACEX 1K Device Recommended Operating Conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
V <sub>I</sub>	Input voltage	(2), (5)	-0.5	5.75	V
V <sub>O</sub>	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>A</sub>	Ambient temperature	Commercial range	0	70	°C
		Industrial range	-40	85	°C
T <sub>J</sub>	Junction temperature	Commercial range	0	85	°C
		Industrial range	-40	100	°C
		Extended range	-40	125	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

**Table 20. ACEX 1K Device DC Operating Conditions (Part 1 of 2)** Notes (6), (7)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (8)		5.75	V
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> (8)	V
V <sub>OH</sub>	3.3-V high-level TTL output voltage	I <sub>OH</sub> = -8 mA DC, V <sub>CCIO</sub> = 3.00 V (9)	2.4			V
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (9)	V <sub>CCIO</sub> - 0.2			V
	3.3-V high-level PCI output voltage	I <sub>OH</sub> = -0.5 mA DC, V <sub>CCIO</sub> = 3.00 to 3.60 V (9)	0.9 × V <sub>CCIO</sub>			V
	2.5-V high-level output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 2.375 V (9)	2.1			V
I <sub>OH</sub> = -1 mA DC, V <sub>CCIO</sub> = 2.375 V (9)		2.0			V	
I <sub>OH</sub> = -2 mA DC, V <sub>CCIO</sub> = 2.375 V (9)		1.7			V	

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device.

Figure 24. ACEX 1K Device Timing Model



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. ACEX 1K Device LE Timing Model



Table 25. EAB Timing Macroparameters *Notes (1), (6)*

Symbol	Parameter	Conditions
$t_{EABAA}$	EAB address access delay	
$t_{EABRCCOMB}$	EAB asynchronous read cycle time	
$t_{EABRCREG}$	EAB synchronous read cycle time	
$t_{EABWP}$	EAB write pulse width	
$t_{EABWCCOMB}$	EAB asynchronous write cycle time	
$t_{EABWCREG}$	EAB synchronous write cycle time	
$t_{EABDD}$	EAB data-in to data-out valid delay	
$t_{EABDATACO}$	EAB clock-to-output delay when using output registers	
$t_{EABDATASU}$	EAB data/address setup time before clock when using input register	
$t_{EABDATAH}$	EAB data/address hold time after clock when using input register	
$t_{EABWESU}$	EAB $\overline{WE}$ setup time before clock when using input register	
$t_{EABWEH}$	EAB $\overline{WE}$ hold time after clock when using input register	
$t_{EABWDSU}$	EAB data setup time before falling edge of write pulse when not using input registers	
$t_{EABWDH}$	EAB data hold time after falling edge of write pulse when not using input registers	
$t_{EABWASU}$	EAB address setup time before rising edge of write pulse when not using input registers	
$t_{EABWAH}$	EAB address hold time after falling edge of write pulse when not using input registers	
$t_{EABWO}$	EAB write enable to data output valid delay	

Table 33. EP1K10 Device EAB Internal Timing Macroparameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{EABAA}$		6.7		7.3		7.3	ns
$t_{EABRCCOMB}$	6.7		7.3		7.3		ns
$t_{EABRCREG}$	4.7		4.9		4.9		ns
$t_{EABWP}$	2.7		2.8		2.8		ns
$t_{EABWCCOMB}$	6.4		6.7		6.7		ns
$t_{EABWCREG}$	7.4		7.6		7.6		ns
$t_{EABDD}$		6.0		6.5		6.5	ns
$t_{EABDATA CO}$		0.8		0.9		0.9	ns
$t_{EABDATASU}$	1.6		1.7		1.7		ns
$t_{EABDATAH}$	0.0		0.0		0.0		ns
$t_{EABWESU}$	1.4		1.4		1.4		ns
$t_{EABWEH}$	0.1		0.0		0.0		ns
$t_{EABWDSU}$	1.6		1.7		1.7		ns
$t_{EABWDH}$	0.0		0.0		0.0		ns
$t_{EABWASU}$	3.1		3.4		3.4		ns
$t_{EABWAH}$	0.6		0.5		0.5		ns
$t_{EABWO}$		5.4		5.8		5.8	ns

**Table 34. EP1K10 Device Interconnect Timing Microparameters** *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{DIN2IOE}$		2.3		2.7		3.6	ns
$t_{DIN2LE}$		0.8		1.1		1.4	ns
$t_{DIN2DATA}$		1.1		1.4		1.8	ns
$t_{DCLK2IOE}$		2.3		2.7		3.6	ns
$t_{DCLK2LE}$		0.8		1.1		1.4	ns
$t_{SAMELAB}$		0.1		0.1		0.2	ns
$t_{SAMEROW}$		1.8		2.1		2.9	ns
$t_{SAMECOLUMN}$		0.3		0.4		0.7	ns
$t_{DIFFROW}$		2.1		2.5		3.6	ns
$t_{TWOROWS}$		3.9		4.6		6.5	ns
$t_{LEPERIPH}$		3.3		3.7		4.8	ns
$t_{LABCARRY}$		0.3		0.4		0.5	ns
$t_{LABCASC}$		0.9		1.0		1.4	ns

**Table 35. EP1K10 External Timing Parameters** *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{DDR}$		7.5		9.5		12.5	ns
$t_{INSU}^{(2), (3)}$	2.4		2.7		3.6		ns
$t_{INH}^{(2), (3)}$	0.0		0.0		0.0		ns
$t_{OUTCO}^{(2), (3)}$	2.0	6.6	2.0	7.8	2.0	9.6	ns
$t_{INSU}^{(4), (3)}$	1.4		1.7		–		ns
$t_{INH}^{(4), (3)}$	0.5	5.1	0.5	6.4	–	–	ns
$t_{OUTCO}^{(4), (3)}$	0.0		0.0		–		ns
$t_{PCISU}^{(3)}$	3.0		4.2		6.4		ns
$t_{PCH}^{(3)}$	0.0		0.0		–		ns
$t_{PCICO}^{(3)}$	2.0	6.0	2.0	7.5	2.0	10.2	ns

Table 37. EP1K30 Device LE Timing Microparameters (Part 2 of 2) *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{COMB}$		0.4		0.4		0.6	ns
$t_{SU}$	0.4		0.6		0.6		ns
$t_H$	0.7		1.0		1.3		ns
$t_{PRE}$		0.8		0.9		1.2	ns
$t_{CLR}$		0.8		0.9		1.2	ns
$t_{CH}$	2.0		2.5		2.5		ns
$t_{CL}$	2.0		2.5		2.5		ns

Table 38. EP1K30 Device IOE Timing Microparameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{IOD}$		2.4		2.8		3.8	ns
$t_{IOC}$		0.3		0.4		0.5	ns
$t_{IOCO}$		1.0		1.1		1.6	ns
$t_{IOCOMB}$		0.0		0.0		0.0	ns
$t_{IOSU}$	1.2		1.4		1.9		ns
$t_{IOH}$	0.3		0.4		0.5		ns
$t_{IOCLR}$		1.0		1.1		1.6	ns
$t_{OD1}$		1.9		2.3		3.0	ns
$t_{OD2}$		1.4		1.8		2.5	ns
$t_{OD3}$		4.4		5.2		7.0	ns
$t_{XZ}$		2.7		3.1		4.3	ns
$t_{ZX1}$		2.7		3.1		4.3	ns
$t_{ZX2}$		2.2		2.6		3.8	ns
$t_{ZX3}$		5.2		6.0		8.3	ns
$t_{INREG}$		3.4		4.1		5.5	ns
$t_{IOFD}$		0.8		1.3		2.4	ns
$t_{INCOMB}$		0.8		1.3		2.4	ns

Table 41. EP1K30 Device Interconnect Timing Microparameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{DIN2IOE}$		1.8		2.4		2.9	ns
$t_{DIN2LE}$		1.5		1.8		2.4	ns
$t_{DIN2DATA}$		1.5		1.8		2.2	ns
$t_{DCLK2IOE}$		2.2		2.6		3.0	ns
$t_{DCLK2LE}$		1.5		1.8		2.4	ns
$t_{SAMELAB}$		0.1		0.2		0.3	ns
$t_{SAMEROW}$		2.0		2.4		2.7	ns
$t_{SAMECOLUMN}$		0.7		1.0		0.8	ns
$t_{DIFFROW}$		2.7		3.4		3.5	ns
$t_{TROWROWS}$		4.7		5.8		6.2	ns
$t_{LEPERIPH}$		2.7		3.4		3.8	ns
$t_{LABCARRY}$		0.3		0.4		0.5	ns
$t_{LABCASC}$		0.8		0.8		1.1	ns

Table 42. EP1K30 External Timing Parameters *Notes (1), (2)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{DRR}$		8.0		9.5		12.5	ns
$t_{INSU}^{(3)}$	2.1		2.5		3.9		ns
$t_{INH}^{(3)}$	0.0		0.0		0.0		ns
$t_{OUTCO}^{(3)}$	2.0	4.9	2.0	5.9	2.0	7.6	ns
$t_{INSU}^{(4)}$	1.1		1.5		–		ns
$t_{INH}^{(4)}$	0.0		0.0		–		ns
$t_{OUTCO}^{(4)}$	0.5	3.9	0.5	4.9	–	–	ns
$t_{PCISU}$	3.0		4.2		–		ns
$t_{PCIH}$	0.0		0.0		–		ns
$t_{PCICO}$	2.0	6.0	2.0	7.5	–	–	ns



Table 44. EP1K50 Device LE Timing Microparameters (Part 2 of 2) *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{CO}$		0.6		0.6		0.7	ns
$t_{COMB}$		0.3		0.4		0.5	ns
$t_{SU}$	0.5		0.6		0.7		ns
$t_H$	0.5		0.6		0.8		ns
$t_{PRE}$		0.4		0.5		0.7	ns
$t_{CLR}$		0.8		1.0		1.2	ns
$t_{CH}$	2.0		2.5		3.0		ns
$t_{CL}$	2.0		2.5		3.0		ns

Table 45. EP1K50 Device IOE Timing Microparameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{IOD}$		1.3		1.3		1.9	ns
$t_{IOC}$		0.3		0.4		0.4	ns
$t_{IOCO}$		1.7		2.1		2.6	ns
$t_{IOCOMB}$		0.5		0.6		0.8	ns
$t_{IOSU}$	0.8		1.0		1.3		ns
$t_{IOH}$	0.4		0.5		0.6		ns
$t_{IOCLR}$		0.2		0.2		0.4	ns
$t_{OD1}$		1.2		1.2		1.9	ns
$t_{OD2}$		0.7		0.8		1.7	ns
$t_{OD3}$		2.7		3.0		4.3	ns
$t_{XZ}$		4.7		5.7		7.5	ns
$t_{ZX1}$		4.7		5.7		7.5	ns
$t_{ZX2}$		4.2		5.3		7.3	ns
$t_{ZX3}$		6.2		7.5		9.9	ns
$t_{INREG}$		3.5		4.2		5.6	ns
$t_{IOFD}$		1.1		1.3		1.8	ns
$t_{INCOMB}$		1.1		1.3		1.8	ns

Table 48. EP1K50 Device Interconnect Timing Microparameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{DIN2IOE}$		3.1		3.7		4.6	ns
$t_{DIN2LE}$		1.7		2.1		2.7	ns
$t_{DIN2DATA}$		2.7		3.1		5.1	ns
$t_{DCLK2IOE}$		1.6		1.9		2.6	ns
$t_{DCLK2LE}$		1.7		2.1		2.7	ns
$t_{SAMELAB}$		0.1		0.1		0.2	ns
$t_{SAMEROW}$		1.5		1.7		2.4	ns
$t_{SAMECOLUMN}$		1.0		1.3		2.1	ns
$t_{DIFFROW}$		2.5		3.0		4.5	ns
$t_{TWOROWS}$		4.0		4.7		6.9	ns
$t_{LEPERIPH}$		2.6		2.9		3.4	ns
$t_{LABCARRY}$		0.1		0.2		0.2	ns
$t_{LABCASC}$		0.8		1.0		1.3	ns

Table 49. EP1K50 External Timing Parameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{DRR}$		8.0		9.5		12.5	ns
$t_{INSU}^{(2)}$	2.4		2.9		3.9		ns
$t_{INH}^{(2)}$	0.0		0.0		0.0		ns
$t_{OUTCO}^{(2)}$	2.0	4.3	2.0	5.2	2.0	7.3	ns
$t_{INSU}^{(3)}$	2.4		2.9		–		ns
$t_{INH}^{(3)}$	0.0		0.0		–		ns
$t_{OUTCO}^{(3)}$	0.5	3.3	0.5	4.1	–	–	ns
$t_{PCISU}$	2.4		2.9		–		ns
$t_{PCIH}$	0.0		0.0		–		ns
$t_{PCICO}$	2.0	6.0	2.0	7.7	–	–	ns

Table 53. EP1K100 Device EAB Internal Microparameters *Note (1)*

Symbol	Speed Grade						Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
$t_{EABDATA1}$		1.5		2.0		2.6	ns
$t_{EABDATA1}$		0.0		0.0		0.0	ns
$t_{EABWE1}$		1.5		2.0		2.6	ns
$t_{EABWE2}$		0.3		0.4		0.5	ns
$t_{EABRE1}$		0.3		0.4		0.5	ns
$t_{EABRE2}$		0.0		0.0		0.0	ns
$t_{EABCLK}$		0.0		0.0		0.0	ns
$t_{EABCO}$		0.3		0.4		0.5	ns
$t_{EABYPASS}$		0.1		0.1		0.2	ns
$t_{EABSU}$	0.8		1.0		1.4		ns
$t_{EABH}$	0.1		0.1		0.2		ns
$t_{EABCLR}$	0.3		0.4		0.5		ns
$t_{AA}$		4.0		5.1		6.6	ns
$t_{WP}$	2.7		3.5		4.7		ns
$t_{RP}$	1.0		1.3		1.7		ns
$t_{WDSU}$	1.0		1.3		1.7		ns
$t_{WDH}$	0.2		0.2		0.3		ns
$t_{WASU}$	1.6		2.1		2.8		ns
$t_{WAH}$	1.6		2.1		2.8		ns
$t_{RASU}$	3.0		3.9		5.2		ns
$t_{RAH}$	0.1		0.1		0.2		ns
$t_{WO}$		1.5		2.0		2.6	ns
$t_{DD}$		1.5		2.0		2.6	ns
$t_{EABOUT}$		0.2		0.3		0.3	ns
$t_{EABCH}$	1.5		2.0		2.5		ns
$t_{EABCL}$	2.7		3.5		4.7		ns

## Revision History

The information contained in the *ACEX 1K Programmable Logic Device Family Data Sheet* version 3.4 supersedes information published in previous versions.

The following changes were made to the *ACEX 1K Programmable Logic Device Family Data Sheet* version 3.4: added extended temperature support.



101 Innovation Drive  
San Jose, CA 95134  
(408) 544-7000  
[www.altera.com](http://www.altera.com)  
**Applications Hotline:**  
(800) 800-EPLD  
**Literature Services:**  
[lit\\_req@altera.com](mailto:lit_req@altera.com)

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

