



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 624 |
| Number of Logic Elements/Cells | 4992 |
| Total RAM Bits | 49152 |
| Number of I/O | 147 |
| Number of Gates | 257000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1k100qc208-1n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations
- Flexible package options are available in 100 to 484 pins, including the innovative FineLine BGATM packages (see Tables 2 and 3)
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), DesignWare components, Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic

| Table 2. ACEX | 1K Package Option | ns & I/O Pin Count | Notes (1), (2) | | |
|---------------|-------------------|--------------------|----------------|-------------------------|-------------------------|
| Device | 100-Pin TQFP | 144-Pin TQFP | 208-Pin PQFP | 256-Pin FineLine BGA | 484-Pin FineLine BGA |
| EP1K10 | 66 | 92 | 120 | 136 | 136 (3) |
| EP1K30 | | 102 | 147 | 171 | 171 (3) |
| EP1K50 | | 102 | 147 | 186 | 249 |
| EP1K100 | | | 147 | 186 | 333 |

Notes:

- ACEX 1K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and FineLine BGA packages.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices.
- (3) This option is supported with a 256-pin FineLine BGA package. By using SameFrameTM pin migration, all FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin and 484-pin FineLine BGA packages.

| Table 3. ACEX 1K F | Package Sizes | | | | |
|--|---------------|--------------|--------------|-------------------------|-------------------------|
| Device | 100-Pin TQFP | 144-Pin TQFP | 208-Pin PQFP | 256-Pin FineLine BGA | 484-Pin FineLine BGA |
| Pitch (mm) | 0.50 | 0.50 | 0.50 | 1.0 | 1.0 |
| Area (mm²) | 256 | 484 | 936 | 289 | 529 |
| $\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 16×16 | 22 × 22 | 30.6 × 30.6 | 17 × 17 | 23 × 23 |



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description

Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

LE Operating Modes

The ACEX 1K LE can operate in the following four modes:

- Normal mode
- Arithmetic mode
- Up/down counter mode
- Clearable counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. Three inputs to the LE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that use a specific LE operating mode for optimal performance.

The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs.

Figure 11 shows the ACEX 1K LE operating modes.

FastTrack Interconnect Routing Structure

In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. Figure 13 shows the ACEX 1K LAB.





Figure 13. ACEX 1K LAB Connections to Row & Column Interconnect

Row-to-IOE Connections

When an IOE is used as an input signal, it can drive two separate row channels. The signal is accessible by all LEs within that row. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the row channels. Up to eight IOEs connect to each side of each row channel (see Figure 16).

Figure 16. ACEX 1K Row-to-IOE Connections Note (1)



Note:

(1) The values for m and n are shown in Table 8.

Table 8 lists the ACEX 1K row-to-IOE interconnect resources.

| Table 8. ACEX 1K Row-to-IOE Interconnect Resources | | | | | |
|--|----------------------|--------------------------|--|--|--|
| Device | Channels per Row (n) | Row Channels per Pin (m) | | | |
| EP1K10 | 144 | 18 | | | |
| EP1K30 | 216 | 27 | | | |
| EP1K50 | 216 | 27 | | | |
| EP1K100 | 312 | 39 | | | |

| Table 12. | ClockLock & ClockBoost Parameters for -2 | ? Speed-Grade De | vices | | | |
|-----------------------|---|----------------------------|-------|-----|----------------|------|
| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
| t_R | Input rise time | | | | 5 | ns |
| t_{\digamma} | Input fall time | | | | 5 | ns |
| t _{INDUTY} | Input duty cycle | | 40 | | 60 | % |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | | 25 | | 80 | MHz |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | 16 | | 40 | MHz |
| f _{CLKDEV} | Input deviation from user specification in the software (1) | | | | 25,000 | PPM |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | | | 100 | ps |
| t _{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (3) | | | | 10 | μs |
| t _{JITTER} | Jitter on ClockLock or ClockBoost- | $t_{INCLKSTB}$ < 100 | | | 250 <i>(4)</i> | ps |
| | generated clock (4) | t _{INCLKSTB} < 50 | | | 200 (4) | ps |
| toutduty | Duty cycle for ClockLock or ClockBoost- generated clock | | 40 | 50 | 60 | % |

- (1) To implement the ClockLock and ClockBoost circuitry with the Altera software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation. The maximum value for t_{IITTER} is 200 ps if $t_{INCLKSTB}$ is lower than 50 ps.

I/O Configuration

This section discusses the PCI pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for ACEX 1K devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting $V_{\rm CCIO}$ to a different voltage than $V_{\rm CCINT}$. Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

PCI Pull-Up Clamping Diode Option

ACEX 1K devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When $V_{\rm CCIO}$ is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When $V_{\rm CCIO}$ is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which allows a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

Open-Drain Output Option

ACEX 1K devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- $\[OR]$ plane.

MultiVolt I/O Interface

The ACEX 1K device architecture supports the MultiVolt I/O interface feature, which allows ACEX 1K devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

| Table 16. 32-Bit I | DCODE for ACE | X 1K Devices Note (1) | | |
|--------------------|---------------------|-----------------------|-----------------------------------|---------------|
| Device | | IDCODE (32 | Bits) | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) (2) |
| EP1K10 | 0001 | 0001 0000 0001 0000 | 00001101110 | 1 |
| EP1K30 | 0001 | 0001 0000 0011 0000 | 00001101110 | 1 |
| EP1K50 | 0001 | 0001 0000 0101 0000 | 00001101110 | 1 |
| EP1K100 | 0010 | 0000 0001 0000 0000 | 00001101110 | 1 |

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

ACEX 1K devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- Jam Programming & Test Language Specification

Figure 20 shows the timing requirements for the JTAG signals.

| Table 2 | 1. ACEX 1K Device Capacitan | ce Note (14) | | | |
|--------------------|--|-------------------------------------|-----|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| C _{IN} | Input capacitance | V _{IN} = 0 V, f = 1.0 MHz | | 10 | pF |
| C _{INCLK} | Input capacitance on dedicated clock pin | V _{IN} = 0 V, f = 1.0 MHz | | 12 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V, f = 1.0 MHz | | 10 | pF |

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial- and extended-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under the ACEX 1K Recommended Operating Conditions shown in Table 19 on page 46.
- (8) The ACEX 1K input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 22.
- The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed grade commercial temperature devices and -2 speed grade industrial and extended temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (14) Capacitance is sample-tested only.




Figure 23. Output Drive Characteristics of ACEX 1K Devices

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure accurate simulation and timing analysis as well as predictable performance. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and, therefore, have an unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:


- LE register clock-to-output delay (t_{CO})
- Interconnect delay (*t_{SAMEROW}*)
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SI})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.


Timing simulation and delay prediction are available with the simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 30. EAB Synchronous Timing Waveforms

EAB Synchronous Read



EAB Synchronous Write (EAB Output Registers Used)



Tables 22 through 26 describe the ACEX 1K device internal timing parameters.

| Table 22. LE | Timing Microparameters (Part 1 of 2) Note (1) | |
|---------------------|---|------------|
| Symbol | Parameter | Conditions |
| t_{LUT} | LUT delay for data-in | |
| t _{CLUT} | LUT delay for carry-in | |
| t _{RLUT} | LUT delay for LE register feedback | |
| t _{PACKED} | Data-in to packed register delay | |
| t _{EN} | LE register enable delay | |
| t _{CICO} | Carry-in to carry-out delay | |
| t _{CGEN} | Data-in to carry-out delay | |
| t _{CGENR} | LE register feedback to carry-out delay | |

| Symbol | Parameter | Conditions |
|------------------------|--|------------|
| t _{EABAA} | EAB address access delay | |
| t _{EABRCCOMB} | EAB asynchronous read cycle time | |
| t _{EABRCREG} | EAB synchronous read cycle time | |
| t _{EABWP} | EAB write pulse width | |
| t _{EABWCCOMB} | EAB asynchronous write cycle time | |
| t _{EABWCREG} | EAB synchronous write cycle time | |
| t _{EABDD} | EAB data-in to data-out valid delay | |
| t _{EABDATACO} | EAB clock-to-output delay when using output registers | |
| t _{EABDATASU} | EAB data/address setup time before clock when using input register | |
| t _{EABDATAH} | EAB data/address hold time after clock when using input register | |
| t _{EABWESU} | EAB WE setup time before clock when using input register | |
| t _{EABWEH} | EAB WE hold time after clock when using input register | |
| t _{EABWDSU} | EAB data setup time before falling edge of write pulse when not using input registers | |
| t _{EABWDH} | EAB data hold time after falling edge of write pulse when not using input | |
| | registers | |
| t _{EABWASU} | EAB address setup time before rising edge of write pulse when not using | |
| | input registers | |
| t _{EABWAH} | EAB address hold time after falling edge of write pulse when not using input registers | |
| t_{EABWO} | EAB write enable to data output valid delay | |

| Symbol | Parameter | Conditions |
|--------------------------|--|------------|
| t _{DIN2IOE} | Delay from dedicated input pin to IOE control input | (7) |
| t _{DIN2LE} | Delay from dedicated input pin to LE or EAB control input | (7) |
| t _{DIN2DATA} | Delay from dedicated input or clock to LE or EAB data | (7) |
| t _{DCLK2IOE} | Delay from dedicated clock pin to IOE clock | (7) |
| t _{DCLK2LE} | Delay from dedicated clock pin to LE or EAB clock | (7) |
| t _{SAMELAB} | Routing delay for an LE driving another LE in the same LAB | (7) |
| t _{SAMEROW} | Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row | (7) |
| t _{SAME} COLUMN | Routing delay for an LE driving an IOE in the same column | (7) |
| t _{DIFFROW} | Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row | (7) |
| t _{TWOROWS} | Routing delay for a row IOE or EAB driving an LE or EAB in a different row | (7) |
| t _{LEPERIPH} | Routing delay for an LE driving a control signal of an IOE via the peripheral control bus | (7) |
| t _{LABCARRY} | Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB | |
| t _{LABCASC} | Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB | |

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial and extended use in ACEX 1K devices
- Operating conditions: $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ for commercial or industrial and extended use in ACEX 1K devices. Operating conditions: $V_{CCIO} = 2.5 \text{ V} \text{ or } 3.3 \text{ V}$. (3)
- (4)
- Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

| Symbol | | Speed Grade | | | | | |
|------------------------|-----|-------------|-----|-----|-----|-----|----|
| | - | 1 | - | 2 | - | 3 | |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.8 | | 1.9 | | 1.9 | ns |
| t _{EABDATA2} | | 0.6 | | 0.7 | | 0.7 | ns |
| t _{EABWE1} | | 1.2 | | 1.2 | | 1.2 | ns |
| t _{EABWE2} | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{EABRE1} | | 0.9 | | 0.9 | | 0.9 | ns |
| t _{EABRE2} | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.3 | | 0.3 | ns |
| t _{EABBYPASS} | | 0.5 | | 0.6 | | 0.6 | ns |
| t _{EABSU} | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{EABH} | 0.5 | | 0.4 | | 0.4 | | ns |
| t _{EABCLR} | 0.3 | | 0.3 | | 0.3 | | ns |
| t_{AA} | | 3.4 | | 3.6 | | 3.6 | ns |
| t_{WP} | 2.7 | | 2.8 | | 2.8 | | ns |
| t_{RP} | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{WDSU} | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{WASU} | 1.8 | | 1.9 | | 1.9 | | ns |
| t _{WAH} | 1.9 | | 2.0 | | 2.0 | | ns |
| t _{RASU} | 3.1 | | 3.5 | | 3.5 | | ns |
| t _{RAH} | 0.2 | | 0.2 | | 0.2 | | ns |
| t_{WO} | | 2.7 | | 2.8 | | 2.8 | ns |
| t_{DD} | | 2.7 | | 2.8 | | 2.8 | ns |
| t _{EABOUT} | | 0.5 | | 0.6 | | 0.6 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.0 | | ns |
| t _{EABCL} | 2.7 | | 2.8 | | 2.8 | | ns |

| Symbol | | | Speed | Grade | | | Unit |
|--------------------------|-----|-----|-------|-------|-----|-----|------|
| | - | 1 | -2 | | -3 | | |
| | Min | Max | Min | Max | Min | Max | |
| t _{DIN2IOE} | | 2.3 | | 2.7 | | 3.6 | ns |
| t _{DIN2LE} | | 0.8 | | 1.1 | | 1.4 | ns |
| t _{DIN2DATA} | | 1.1 | | 1.4 | | 1.8 | ns |
| t _{DCLK2IOE} | | 2.3 | | 2.7 | | 3.6 | ns |
| t _{DCLK2LE} | | 0.8 | | 1.1 | | 1.4 | ns |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns |
| t _{SAMEROW} | | 1.8 | | 2.1 | | 2.9 | ns |
| t _{SAME} COLUMN | | 0.3 | | 0.4 | | 0.7 | ns |
| t _{DIFFROW} | | 2.1 | | 2.5 | | 3.6 | ns |
| t _{TWOROWS} | | 3.9 | | 4.6 | | 6.5 | ns |
| t _{LEPERIPH} | | 3.3 | | 3.7 | | 4.8 | ns |
| t _{LABCARRY} | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{LABCASC} | | 0.9 | | 1.0 | | 1.4 | ns |

| Table 35. EP1K10 External Timing Parameters Note (1) | | | | | | | |
|--|-----|------|-----|-----|-----|------|----|
| Symbol | | Unit | | | | | |
| | -1 | | -2 | | -3 | | |
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 7.5 | | 9.5 | | 12.5 | ns |
| t _{INSU} (2), (3) | 2.4 | | 2.7 | | 3.6 | | ns |
| t _{INH} (2), (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} (2), (3) | 2.0 | 6.6 | 2.0 | 7.8 | 2.0 | 9.6 | ns |
| t _{INSU} (4), (3) | 1.4 | | 1.7 | | - | | ns |
| t _{INH} (4), (3) | 0.5 | 5.1 | 0.5 | 6.4 | - | - | ns |
| t _{OUTCO} (4), (3) | 0.0 | | 0.0 | | - | | ns |
| t _{PCISU} (3) | 3.0 | | 4.2 | | 6.4 | | ns |
| t _{PCIH} (3) | 0.0 | | 0.0 | | - | | ns |
| t _{PCICO} (3) | 2.0 | 6.0 | 2.0 | 7.5 | 2.0 | 10.2 | ns |

| Symbol | Speed Grade | | | | | | |
|------------------------|-------------|-----|-----|-----|-----|-----|----|
| | -1 | | -2 | | -3 | | |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.7 | | 2.4 | | 3.2 | ns |
| t _{EABDATA2} | | 0.4 | | 0.6 | | 0.8 | ns |
| t _{EABWE1} | | 1.0 | | 1.4 | | 1.9 | ns |
| t _{EABWE2} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABRE1} | | 0.0 | | 0.0 | | 0.0 | |
| t _{EABRE2} | | 0.4 | | 0.6 | | 0.8 | - |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.8 | | 1.1 | | 1.5 | ns |
| t _{EABBYPASS} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABSU} | 0.7 | | 1.0 | | 1.3 | | ns |
| t _{EABH} | 0.4 | | 0.6 | | 0.8 | | ns |
| t _{EABCLR} | 0.8 | | 1.1 | | 1.5 | | |
| t_{AA} | | 2.0 | | 2.8 | | 3.8 | ns |
| t_{WP} | 2.0 | | 2.8 | | 3.8 | | ns |
| t_{RP} | 1.0 | | 1.4 | | 1.9 | | |
| t _{WDSU} | 0.5 | | 0.7 | | 0.9 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.2 | | ns |
| t _{WASU} | 1.0 | | 1.4 | | 1.9 | | ns |
| t _{WAH} | 1.5 | | 2.1 | | 2.9 | | ns |
| t _{RASU} | 1.5 | | 2.1 | | 2.8 | | |
| t _{RAH} | 0.1 | | 0.1 | | 0.2 | | |
| t_{WO} | | 2.1 | | 2.9 | | 4.0 | ns |
| t _{DD} | | 2.1 | | 2.9 | | 4.0 | ns |
| t _{EABOUT} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.5 | | ns |
| t _{EABCL} | 1.5 | | 2.0 | | 2.5 | | ns |

| Symbol | Speed Grade | | | | | | |
|-------------------------|-------------|-----|-----|-----|------|-----|----|
| | -1 | | -2 | | -3 | | |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABAA} | | 3.7 | | 5.2 | | 7.0 | ns |
| t _{EABRCCOMB} | 3.7 | | 5.2 | | 7.0 | | ns |
| t _{EABRCREG} | 3.5 | | 4.9 | | 6.6 | | ns |
| t _{EABWP} | 2.0 | | 2.8 | | 3.8 | | ns |
| t _{EABWCCOMB} | 4.5 | | 6.3 | | 8.6 | | ns |
| t _{EABWCREG} | 5.6 | | 7.8 | | 10.6 | | ns |
| t _{EABDD} | | 3.8 | | 5.3 | | 7.2 | ns |
| t _{EABDATA} CO | | 0.8 | | 1.1 | | 1.5 | ns |
| t _{EABDATASU} | 1.1 | | 1.6 | | 2.1 | | ns |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWESU} | 0.7 | | 1.0 | | 1.3 | | ns |
| t _{EABWEH} | 0.4 | | 0.6 | | 0.8 | | ns |
| t _{EABWDSU} | 1.2 | | 1.7 | | 2.2 | | ns |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{EABWASU} | 1.6 | | 2.3 | | 3.0 | | ns |
| t _{EABWAH} | 0.9 | | 1.2 | | 1.8 | | ns |
| t _{EABWO} | | 3.1 | | 4.3 | | 5.9 | ns |

| Symbol | Speed Grade | | | | | | |
|----------------------------|-------------|-----|-----|-----|-----|------|----|
| | -1 | | -2 | | -3 | | |
| | Min | Max | Min | Max | Min | Max | |
| t _{INSUBIDIR} (2) | 2.7 | | 3.2 | | 4.3 | | ns |
| t _{INHBIDIR} (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{INSUBIDIR} (3) | 3.7 | | 4.2 | | - | | ns |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | - | | ns |
| toutcobidir (2) | 2.0 | 4.5 | 2.0 | 5.2 | 2.0 | 7.3 | ns |
| t _{XZBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns |
| t _{ZXBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns |
| toutcobidir (3) | 0.5 | 3.5 | 0.5 | 4.2 | - | - | |
| t _{XZBIDIR} (3) | | 6.8 | | 8.4 | | - | ns |
| t _{ZXBIDIR} (3) | | 6.8 | | 8.4 | | _ | ns |

- All timing parameters are described in Tables 22 through 29. This parameter is measured without use of the ClockLock or ClockBoost circuits. (2)
- This parameter is measured with use of the ClockLock or ClockBoost circuits (3)

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow ACEX 1K devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, re-initializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 40 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for an ACEX 1K device can be loaded with one of five configuration schemes (see Table 59), chosen on the basis of the target application. An EPC16, EPC2, EPC1, or EPC1441 configuration device, intelligent controller, or the JTAG port can be used to control the configuration of a ACEX 1K device, allowing automatic configuration on system power-up.

Multiple ACEX 1K devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device. Additional APEX 20K, APEX 20KE, FLEX 10K, FLEX 10KA, FLEX 10KE, ACEX 1K, and FLEX 6000 devices can be configured in the same serial chain.

| Table 59. Data Sources for ACEX 1K Configuration | | | | | |
|--|--|--|--|--|--|
| Configuration Scheme | Data Source | | | | |
| Configuration device | EPC16, EPC2, EPC1, or EPC1441 configuration device | | | | |
| Passive serial (PS) | BitBlaster or ByteBlasterMV download cables, or serial data source | | | | |
| Passive parallel asynchronous (PPA) | Parallel data source | | | | |
| Passive parallel synchronous (PPS) | Parallel data source | | | | |
| JTAG | BitBlaster or ByteBlasterMV download cables, or microprocessor with a Jam STAPL File or JBC File | | | | |

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Documentation Library* for pin-out information.