

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 72 |
| Number of Logic Elements/Cells | 576 |
| Total RAM Bits | 12288 |
| Number of I/O | 136 |
| Number of Gates | 56000 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1k10fc256-3n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description


Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.

When used as RAM, each EAB can be configured in any of the following sizes: 256×16 ; 512×8 ; $1,024 \times 4$; or $2,048 \times 2$. Figure 5 shows the ACEX 1K EAB memory configurations.

Figure 5. ACEX 1K EAB Memory Configurations



Larger blocks of RAM are created by combining multiple EABs. For example, two 256×16 RAM blocks can be combined to form a 256×32 block, and two 512×8 RAM blocks can be combined to form a 512×16 block. Figure 6 shows examples of multiple EAB combination.

Figure 6. Examples of Combining ACEX 1K EABs





Figure 8. ACEX 1K Logic Element



The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the LUT's output drives the LE's output.

The LE has two outputs that drive the interconnect: one drives the local interconnect, and the other drives either the row or column FastTrack Interconnect routing structure. The two outputs can be controlled independently. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, can improve LE utilization because the register and the LUT can be used for unrelated functions.

The ACEX 1K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. The carry chain supports high-speed counters and adders, and the cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect all LEs in a LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design.


Cascade Chain

With the cascade chain, the ACEX 1K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical ${\tt AND}$ or logical ${\tt OR}$ (via De Morgan's inversion) to connect the outputs of adjacent LEs. With a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EP1K50 device, the cascade chain stops at the eighteenth LAB, and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.


Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 1.3 ns; the cascade chain delay is 0.6 ns. With the cascade chain, decoding a 16-bit address requires 3.1 ns.

Figure 10. ACEX 1K Cascade Chain Operation



In addition to the six clear and preset modes, ACEX 1K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. ACEX 1K LE Clear & Preset Modes





For more information, search for "SameFrame" in MAX+PLUS II Help.

| Table 10. ACEX 1 | Table 10. ACEX 1K SameFrame Pin-Out Support | | | | | | |
|------------------|---|----------------------------|--|--|--|--|--|
| Device | 256-Pin FineLine BGA | 484-Pin FineLine BGA | | | | | |
| EP1K10 | ✓ | (1) | | | | | |
| EP1K30 | ✓ | (1) | | | | | |
| EP1K50 | ✓ | ✓ | | | | | |
| EP1K100 | ✓ | ✓ | | | | | |

Note:

 This option is supported with a 256-pin FineLine BGA package and SameFrame migration.

ClockLock & ClockBoost Features

To support high-speed designs, -1 and -2 speed grade ACEX 1K devices offer ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) that is used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

The ClockLock and ClockBoost features in ACEX 1K devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry lock onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

| Table 12. | ClockLock & ClockBoost Parameters for -2 | ? Speed-Grade De | vices | | | |
|-----------------------|---|----------------------------|-------|-----|----------------|------|
| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
| t_R | Input rise time | | | | 5 | ns |
| t_{\digamma} | Input fall time | | | | 5 | ns |
| t _{INDUTY} | Input duty cycle | | 40 | | 60 | % |
| f _{CLK1} | Input clock frequency (ClockBoost clock multiplication factor equals 1) | | 25 | | 80 | MHz |
| f _{CLK2} | Input clock frequency (ClockBoost clock multiplication factor equals 2) | | 16 | | 40 | MHz |
| f _{CLKDEV} | Input deviation from user specification in the software (1) | | | | 25,000 | PPM |
| t _{INCLKSTB} | Input clock stability (measured between adjacent clocks) | | | | 100 | ps |
| t _{LOCK} | Time required for ClockLock or ClockBoost to acquire lock (3) | | | | 10 | μs |
| t _{JITTER} | Jitter on ClockLock or ClockBoost- | $t_{INCLKSTB}$ < 100 | | | 250 <i>(4)</i> | ps |
| | generated clock (4) | t _{INCLKSTB} < 50 | | | 200 (4) | ps |
| toutduty | Duty cycle for ClockLock or ClockBoost- generated clock | | 40 | 50 | 60 | % |

Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the Altera software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation. The maximum value for t_{IITTER} is 200 ps if $t_{INCLKSTB}$ is lower than 50 ps.

I/O Configuration

This section discusses the PCI pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for ACEX 1K devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting $V_{\rm CCIO}$ to a different voltage than $V_{\rm CCINT}$. Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V $V_{\rm CCINT}$ level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels higher than 3.0 V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Table 13 summarizes ACEX 1K MultiVolt I/O support.

| Table 13. ACEX 1K MultiVolt I/O Support | | | | | | |
|--|----------|--------------|--------------|--------------|----------|----------|
| V _{CCIO} (V) Input Signal (V) Output Signal (V) | | | | | | |
| | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 |
| 2.5 | ✓ | √ (1) | √ (1) | ✓ | | |
| 3.3 | ✓ | ✓ | √ (1) | √ (2) | ✓ | ✓ |

Notes:

- (1) The PCI clamping diode must be disabled on an input which is driven with a voltage higher than $V_{\rm CCIO}$.
- (2) When $V_{\rm CCIO}$ = 3.3 V, an ACEX 1K device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on ACEX 1K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a higher V_{IH} than LVTTL. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting the CMOS V_{OH} requirement. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

Power Sequencing & Hot-Socketing

Because ACEX 1K devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into ACEX 1K devices before and during power up without damaging the device. Additionally, ACEX 1K devices do not drive out during power up. Once operating conditions are reached, ACEX 1K devices operate as specified by the user.

| Table 2 | 0. ACEX 1K Device DC Operatii | ng Conditions (Part 2 of . | 2) Notes (6 | 6), (7) | | |
|-------------------|--|--|--------------------|---------|-------------------------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{OL} | 3.3-V low-level TTL output voltage | I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (10) | | | 0.45 | V |
| | 3.3-V low-level CMOS output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (10) | | | 0.2 | V |
| | 3.3-V low-level PCI output voltage | I_{OL} = 1.5 mA DC, V_{CCIO} = 3.00 to 3.60 V (10) | | | 0.1 × V _{CCIO} | V |
| | 2.5-V low-level output voltage | I _{OL} = 0.1 mA DC, V _{CCIO} = 2.375 V (10) | | | 0.2 | V |
| | | I _{OL} = 1 mA DC, V _{CCIO} = 2.375 V (10) | | | 0.4 | V |
| | | I _{OL} = 2 mA DC, V _{CCIO} = 2.375 V (10) | | | 0.7 | V |
| I _I | Input pin leakage current | $V_I = 5.3 \text{ to } -0.3 \text{ V } (11)$ | -10 | | 10 | μΑ |
| I _{OZ} | Tri-stated I/O pin leakage current | $V_{O} = 5.3 \text{ to } -0.3 \text{ V } (11)$ | -10 | | 10 | μΑ |
| I _{CC0} | V _{CC} supply current (standby) | V _I = ground, no load, no toggling inputs | | 5 | | mA |
| | | V _I = ground, no load, no toggling inputs (12) | | 10 | | mA |
| R _{CONF} | Value of I/O pin pull-up | V _{CCIO} = 3.0 V (13) | 20 | | 50 | kΩ |
| | resistor before and during configuration | V _{CCIO} = 2.375 V (13) | 30 | | 80 | kΩ |




Figure 23. Output Drive Characteristics of ACEX 1K Devices

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure accurate simulation and timing analysis as well as predictable performance. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and, therefore, have an unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay (*t_{SAMEROW}*)
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SI})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

| Table 22. LE | Timing Microparameters (Part 2 of 2) Note (1) | |
|-------------------|--|------------|
| Symbol | Parameter | Conditions |
| t _{CASC} | Cascade-in to cascade-out delay | |
| t_{C} | LE register control signal delay | |
| t_{CO} | LE register clock-to-output delay | |
| t _{COMB} | Combinatorial delay | |
| t _{SU} | LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load | |
| t_H | LE register hold time for data and enable signals after clock | |
| t _{PRE} | LE register preset delay | |
| t _{CLR} | LE register clear delay | |
| t _{CH} | Minimum clock high time from clock pin | |
| t_{CL} | Minimum clock low time from clock pin | |

| Table 23. 10 | E Timing Microparameters Note (1) | |
|---------------------|---|----------------|
| Symbol | Parameter | Conditions |
| t_{IOD} | IOE data delay | |
| t_{IOC} | IOE register control signal delay | |
| t _{IOCO} | IOE register clock-to-output delay | |
| t _{IOCOMB} | IOE combinatorial delay | |
| t _{IOSU} | IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear | |
| t _{IOH} | IOE register hold time for data and enable signals after clock | |
| t _{IOCLR} | IOE register clear time | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, V _{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off, V _{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) |
| t_{XZ} | IOE output buffer disable delay | |
| t_{ZX1} | IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = 3.3 V | C1 = 35 pF (2) |
| t_{ZX2} | IOE output buffer enable delay, slow slew rate = off, V _{CCIO} = 2.5 V | C1 = 35 pF (3) |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) |
| t _{INREG} | IOE input pad and buffer to IOE register delay | |
| t _{IOFD} | IOE register feedback delay | |
| t _{INCOMB} | IOE input pad and buffer to FastTrack Interconnect delay | |

| Symbol | Parameter | Conditions | |
|------------------------|--|------------|--|
| t _{EABDATA1} | Data or address delay to EAB for combinatorial input | | |
| t _{EABDATA2} | Data or address delay to EAB for registered input | | |
| t _{EABWE1} | Write enable delay to EAB for combinatorial input | | |
| t _{EABWE2} | Write enable delay to EAB for registered input | | |
| t _{EABRE1} | Read enable delay to EAB for combinatorial input | | |
| t _{EABRE2} | Read enable delay to EAB for registered input | | |
| t _{EABCLK} | EAB register clock delay | | |
| t _{EABCO} | EAB register clock-to-output delay | | |
| t _{EABBYPASS} | Bypass register delay | | |
| t _{EABSU} | EAB register setup time before clock | | |
| t _{EABH} | EAB register hold time after clock | | |
| t _{EABCLR} | EAB register asynchronous clear time to output delay | | |
| t_{AA} | Address access delay (including the read enable to output delay) | | |
| t_{WP} | Write pulse width | | |
| t_{RP} | Read pulse width | | |
| t _{WDSU} | Data setup time before falling edge of write pulse | (5) | |
| t _{WDH} | Data hold time after falling edge of write pulse | (5) | |
| t _{WASU} | Address setup time before rising edge of write pulse | (5) | |
| t _{WAH} | Address hold time after falling edge of write pulse | (5) | |
| t _{RASU} | Address setup time before rising edge of read pulse | | |
| t _{RAH} | Address hold time after falling edge of read pulse | | |
| t_{WO} | Write enable to data output valid delay | | |
| t_{DD} | Data-in to data-out valid delay | | |
| t _{EABOUT} | Data-out delay | | |
| t _{EABCH} | Clock high time | | |
| t _{EABCL} | Clock low time | | |

Tables 27 through 29 describe the ACEX 1K external timing parameters and their symbols.

| Table 27. Exte | ernal Reference Timing Parameters Note (1) | |
|------------------|--|------------|
| Symbol | Parameter | Conditions |
| t _{DRR} | Register-to-register delay via four LEs, three row interconnects, and four local interconnects | (2) |

| Table 28. Ex | ternal Timing Parameters | |
|--------------------|---|------------|
| Symbol | Parameter | Conditions |
| t _{INSU} | Setup time with global clock at IOE register | (3) |
| t _{INH} | Hold time with global clock at IOE register | (3) |
| tоитсо | Clock-to-output delay with global clock at IOE register | (3) |
| t _{PCISU} | Setup time with global clock for registers used in PCI designs | (3), (4) |
| t _{PCIH} | Hold time with global clock for registers used in PCI designs | (3), (4) |
| t _{PCICO} | Clock-to-output delay with global clock for registers used in PCI designs | (3), (4) |

| Table 29. Ext | ernal Bidirectional Timing Parameters Note (3) | |
|-------------------------|--|------------|
| Symbol | Parameter | Conditions |
| t _{INSUBIDIR} | Setup time for bidirectional pins with global clock at same-row or same-column LE register | |
| t _{INHBIDIR} | Hold time for bidirectional pins with global clock at same-row or same-column LE register | |
| t _{OUTCOBIDIR} | Clock-to-output delay for bidirectional pins with global clock at IOE register | CI = 35 pF |
| t _{XZBIDIR} | Synchronous IOE output buffer disable delay | CI = 35 pF |
| t _{ZXBIDIR} | Synchronous IOE output buffer enable delay, slow slew rate = off | CI = 35 pF |

Notes to tables:

- (1) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (2) Contact Altera Applications for test circuit specifications and test conditions.
- (3) These timing parameters are sample-tested only.
- (4) This parameter is measured with the measurement and test conditions, including load, specified in the *PCI Local Bus Specification, Revision 2.2.*

| Symbol | | | Speed | Grade | | | Unit |
|------------------------|-----|-----|-------|-------|-----|-----|------|
| | - | 1 | - | 2 | - | 3 | |
| | Min | Max | Min | Max | Min | Max | |
| t _{EABDATA1} | | 1.8 | | 1.9 | | 1.9 | ns |
| t _{EABDATA2} | | 0.6 | | 0.7 | | 0.7 | ns |
| t _{EABWE1} | | 1.2 | | 1.2 | | 1.2 | ns |
| t _{EABWE2} | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{EABRE1} | | 0.9 | | 0.9 | | 0.9 | ns |
| t _{EABRE2} | | 0.4 | | 0.4 | | 0.4 | ns |
| t _{EABCLK} | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{EABCO} | | 0.3 | | 0.3 | | 0.3 | ns |
| t _{EABBYPASS} | | 0.5 | | 0.6 | | 0.6 | ns |
| t _{EABSU} | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{EABH} | 0.5 | | 0.4 | | 0.4 | | ns |
| t _{EABCLR} | 0.3 | | 0.3 | | 0.3 | | ns |
| t_{AA} | | 3.4 | | 3.6 | | 3.6 | ns |
| t_{WP} | 2.7 | | 2.8 | | 2.8 | | ns |
| t_{RP} | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{WDSU} | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{WDH} | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{WASU} | 1.8 | | 1.9 | | 1.9 | | ns |
| t _{WAH} | 1.9 | | 2.0 | | 2.0 | | ns |
| t _{RASU} | 3.1 | | 3.5 | | 3.5 | | ns |
| t _{RAH} | 0.2 | | 0.2 | | 0.2 | | ns |
| t_{WO} | | 2.7 | | 2.8 | | 2.8 | ns |
| t_{DD} | | 2.7 | | 2.8 | | 2.8 | ns |
| t _{EABOUT} | | 0.5 | | 0.6 | | 0.6 | ns |
| t _{EABCH} | 1.5 | | 2.0 | | 2.0 | | ns |
| t _{EABCL} | 2.7 | | 2.8 | | 2.8 | | ns |

| Symbol | Speed Grade | | | | | | | |
|-------------------------|-------------|-----|-----|-----|-----|-----|----|--|
| | -1 | | -2 | | -3 | | | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{EABAA} | | 6.7 | | 7.3 | | 7.3 | ns | |
| t _{EABRCCOMB} | 6.7 | | 7.3 | | 7.3 | | ns | |
| t _{EABRCREG} | 4.7 | | 4.9 | | 4.9 | | ns | |
| t _{EABWP} | 2.7 | | 2.8 | | 2.8 | | ns | |
| t _{EABWCCOMB} | 6.4 | | 6.7 | | 6.7 | | ns | |
| t _{EABWCREG} | 7.4 | | 7.6 | | 7.6 | | ns | |
| t _{EABDD} | | 6.0 | | 6.5 | | 6.5 | ns | |
| t _{EABDATA} CO | | 0.8 | | 0.9 | | 0.9 | ns | |
| t _{EABDATASU} | 1.6 | | 1.7 | | 1.7 | | ns | |
| t _{EABDATAH} | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{EABWESU} | 1.4 | | 1.4 | | 1.4 | | ns | |
| t _{EABWEH} | 0.1 | | 0.0 | | 0.0 | | ns | |
| t _{EABWDSU} | 1.6 | | 1.7 | | 1.7 | | ns | |
| t _{EABWDH} | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{EABWASU} | 3.1 | | 3.4 | | 3.4 | | ns | |
| t _{EABWAH} | 0.6 | | 0.5 | | 0.5 | | ns | |
| t _{EABWO} | | 5.4 | | 5.8 | | 5.8 | ns | |

| Symbol $t_{DIN2IOE}$ | Speed Grade | | | | | | | |
|--------------------------|-------------|-----|-----|-----|-----|-----|----|--|
| | -1 | | -2 | | -3 | | | |
| | Min | Max | Min | Max | Min | Max | | |
| | | 2.3 | | 2.7 | | 3.6 | ns | |
| t _{DIN2LE} | | 0.8 | | 1.1 | | 1.4 | ns | |
| t _{DIN2DATA} | | 1.1 | | 1.4 | | 1.8 | ns | |
| t _{DCLK2IOE} | | 2.3 | | 2.7 | | 3.6 | ns | |
| t _{DCLK2LE} | | 0.8 | | 1.1 | | 1.4 | ns | |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns | |
| t _{SAMEROW} | | 1.8 | | 2.1 | | 2.9 | ns | |
| t _{SAME} COLUMN | | 0.3 | | 0.4 | | 0.7 | ns | |
| t _{DIFFROW} | | 2.1 | | 2.5 | | 3.6 | ns | |
| t _{TWOROWS} | | 3.9 | | 4.6 | | 6.5 | ns | |
| t _{LEPERIPH} | | 3.3 | | 3.7 | | 4.8 | ns | |
| t _{LABCARRY} | | 0.3 | | 0.4 | | 0.5 | ns | |
| t _{LABCASC} | | 0.9 | | 1.0 | | 1.4 | ns | |

| Table 35. EP1K10 |) External Ti | ming Param | eters No | te (1) | | | |
|-----------------------------|---------------|------------|----------|--------|-----|------|----|
| Symbol | | Unit | | | | | |
| | - | 1 | - | 2 | - | 3 | |
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 7.5 | | 9.5 | | 12.5 | ns |
| t _{INSU} (2), (3) | 2.4 | | 2.7 | | 3.6 | | ns |
| t _{INH} (2), (3) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} (2), (3) | 2.0 | 6.6 | 2.0 | 7.8 | 2.0 | 9.6 | ns |
| t _{INSU} (4), (3) | 1.4 | | 1.7 | | - | | ns |
| t _{INH} (4), (3) | 0.5 | 5.1 | 0.5 | 6.4 | - | - | ns |
| t _{оитсо} (4), (3) | 0.0 | | 0.0 | | - | | ns |
| t _{PCISU} (3) | 3.0 | | 4.2 | | 6.4 | | ns |
| t _{PCIH} (3) | 0.0 | | 0.0 | | - | | ns |
| t _{PCICO} (3) | 2.0 | 6.0 | 2.0 | 7.5 | 2.0 | 10.2 | ns |

| Symbol t _{DIN2IOE} | Speed Grade | | | | | | | |
|-----------------------------|-------------|-----|-----|-----|-----|-----|----|--|
| | -1 | | -2 | | -3 | | | |
| | Min | Max | Min | Max | Min | Max | | |
| | | 3.1 | | 3.7 | | 4.6 | ns | |
| t _{DIN2LE} | | 1.7 | | 2.1 | | 2.7 | ns | |
| t _{DIN2DATA} | | 2.7 | | 3.1 | | 5.1 | ns | |
| t _{DCLK2IOE} | | 1.6 | | 1.9 | | 2.6 | ns | |
| t _{DCLK2LE} | | 1.7 | | 2.1 | | 2.7 | ns | |
| t _{SAMELAB} | | 0.1 | | 0.1 | | 0.2 | ns | |
| t _{SAMEROW} | | 1.5 | | 1.7 | | 2.4 | ns | |
| t _{SAME} COLUMN | | 1.0 | | 1.3 | | 2.1 | ns | |
| t _{DIFFROW} | | 2.5 | | 3.0 | | 4.5 | ns | |
| t _{TWOROWS} | | 4.0 | | 4.7 | | 6.9 | ns | |
| t _{LEPERIPH} | | 2.6 | | 2.9 | | 3.4 | ns | |
| t _{LABCARRY} | | 0.1 | | 0.2 | | 0.2 | ns | |
| LABCASC | | 0.8 | | 1.0 | | 1.3 | ns | |

| Table 49. EP1K50 | External Tin | ming Paramo | eters No | te (1) | | | |
|------------------------|--------------|-------------|----------|--------|-----|------|----|
| Symbol | | Unit | | | | | |
| | - | 1 | -: | 2 | - | 3 | |
| | Min | Max | Min | Max | Min | Max | |
| t _{DRR} | | 8.0 | | 9.5 | | 12.5 | ns |
| t _{INSU} (2) | 2.4 | | 2.9 | | 3.9 | | ns |
| t _{INH} (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{оитсо} (2) | 2.0 | 4.3 | 2.0 | 5.2 | 2.0 | 7.3 | ns |
| t _{INSU} (3) | 2.4 | | 2.9 | | - | | ns |
| t _{INH} (3) | 0.0 | | 0.0 | | - | | ns |
| t _{оитсо} (3) | 0.5 | 3.3 | 0.5 | 4.1 | - | - | ns |
| t _{PCISU} | 2.4 | | 2.9 | | - | | ns |
| t _{PCIH} | 0.0 | | 0.0 | | - | | ns |
| t _{PCICO} | 2.0 | 6.0 | 2.0 | 7.7 | - | - | ns |

| Symbol | Speed Grade | | | | | | | |
|----------------------------|-------------|-----|-----|-----|-----|------|----|--|
| | -1 | | -2 | | -3 | | | |
| | Min | Max | Min | Max | Min | Max | | |
| t _{INSUBIDIR} (2) | 2.7 | | 3.2 | | 4.3 | | ns | |
| t _{INHBIDIR} (2) | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{INSUBIDIR} (3) | 3.7 | | 4.2 | | - | | ns | |
| t _{INHBIDIR} (3) | 0.0 | | 0.0 | | - | | ns | |
| toutcobidir (2) | 2.0 | 4.5 | 2.0 | 5.2 | 2.0 | 7.3 | ns | |
| t _{XZBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns | |
| t _{ZXBIDIR} (2) | | 6.8 | | 7.8 | | 10.1 | ns | |
| toutcobidir (3) | 0.5 | 3.5 | 0.5 | 4.2 | - | - | | |
| t _{XZBIDIR} (3) | | 6.8 | | 8.4 | | - | ns | |
| t _{ZXBIDIR} (3) | | 6.8 | | 8.4 | | _ | ns | |

Notes to tables:

- All timing parameters are described in Tables 22 through 29. This parameter is measured without use of the ClockLock or ClockBoost circuits. (2)
- This parameter is measured with use of the ClockLock or ClockBoost circuits (3)

| Symbol | Speed Grade | | | | | | | |
|---------------------|-------------|-----|-----|-----|-----|-----|----|--|
| | -1 | | -2 | | - | 3 | | |
| | Min | Max | Min | Max | Min | Max | | |
| t_{IOD} | | 1.7 | | 2.0 | | 2.6 | ns | |
| t _{IOC} | | 0.0 | | 0.0 | | 0.0 | ns | |
| t _{IOCO} | | 1.4 | | 1.6 | | 2.1 | ns | |
| t _{IOCOMB} | | 0.5 | | 0.7 | | 0.9 | ns | |
| t _{IOSU} | 0.8 | | 1.0 | | 1.3 | | ns | |
| t _{IOH} | 0.7 | | 0.9 | | 1.2 | | ns | |
| t _{IOCLR} | | 0.5 | | 0.7 | | 0.9 | ns | |
| t _{OD1} | | 3.0 | | 4.2 | | 5.6 | ns | |
| t _{OD2} | | 3.0 | | 4.2 | | 5.6 | ns | |
| t _{OD3} | | 4.0 | | 5.5 | | 7.3 | ns | |
| t_{XZ} | | 3.5 | | 4.6 | | 6.1 | ns | |
| t_{ZX1} | | 3.5 | | 4.6 | | 6.1 | ns | |
| t_{ZX2} | | 3.5 | | 4.6 | | 6.1 | ns | |
| t_{ZX3} | | 4.5 | | 5.9 | | 7.8 | ns | |
| t _{INREG} | | 2.0 | | 2.6 | | 3.5 | ns | |
| t _{IOFD} | | 0.5 | | 0.8 | | 1.2 | ns | |
| t _{INCOMB} | | 0.5 | | 0.8 | | 1.2 | ns | |



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described

herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001

