

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	12288
Number of I/O	136
Number of Gates	56000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k10fi256-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### ...and More Features

- -1 speed grade devices are compliant with *PCI Local Bus Specification, Revision 2.2* for 5.0-V operation
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming additional device logic.
- Operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock™ and ClockBoost™ options for reduced clock delay, clock skew, and clock multiplication
- Built-in, low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration

#### ■ Flexible interconnect

- FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals

#### Powerful I/O pins

- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V<sub>CCIO</sub> user-selectable on a pin-by-pin basis
- Supports hot-socketing

Table 5 shows ACEX 1K device performance for more complex designs. These designs are available as Altera MegaCore $^{\rm TM}$  functions.

Table 5. ACEX 1K Device Performance for Compl	ex Design	s						
Application	LEs	Es Performance						
	Used		<b>!</b>	Units				
		-1	-2	-3				
16-bit, 8-tap parallel finite impulse response (FIR) filter	597	192	156	116	MSPS			
8-bit, 512-point Fast Fourier transform (FFT)	1,854	23.4	28.7	38.9	μs			
function		113	92	68	MHz			
a16450 universal asynchronous receiver/transmitter (UART)	342	36	28	20.5	MHz			

Each ACEX 1K device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

ACEX 1K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers EPC16, EPC2, EPC1, and EPC1441 configuration devices, which configure ACEX 1K devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera MasterBlaster $^{\text{TM}}$ , ByteBlasterMV $^{\text{TM}}$ , or BitBlaster $^{\text{TM}}$  download cables. After an ACEX 1K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 40 ms, real-time changes can be made during system operation.

ACEX 1K devices contain an interface that permits microprocessors to configure ACEX 1K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat an ACEX 1K device as memory and configure it by writing to a virtual memory location, simplifying device reconfiguration.



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

# Functional Description

Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.


#### Cascade Chain

With the cascade chain, the ACEX 1K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical  ${\tt AND}$  or logical  ${\tt OR}$  (via De Morgan's inversion) to connect the outputs of adjacent LEs. With a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EP1K50 device, the cascade chain stops at the eighteenth LAB, and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 1.3 ns; the cascade chain delay is 0.6 ns. With the cascade chain, decoding a 16-bit address requires 3.1 ns.

Figure 10. ACEX 1K Cascade Chain Operation



#### Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a 3-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a 4-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

#### Arithmetic Mode


The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 11, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

#### **Up/Down Counter Mode**

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used; one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.

In addition to the six clear and preset modes, ACEX 1K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. ACEX 1K LE Clear & Preset Modes



#### FastTrack Interconnect Routing Structure

In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. Figure 13 shows the ACEX 1K LAB.





Figure 13. ACEX 1K LAB Connections to Row & Column Interconnect

Figure 15. ACEX 1K Bidirectional I/O Registers



On all ACEX 1K devices, the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time. This feature is used to reduce setup time for complex pin-to-register paths (e.g., PCI designs).

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across devices and provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock-enable or eight output-enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, a LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chipwide reset signal resets all IOE registers, overriding any other control signals.

When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. All IOEs must use the same sense of the clock. For example, if any IOE uses the inverted clock, all IOEs must use the inverted clock, and no IOE can use the non-inverted clock. However, LEs can still use the true or complement of the clock on an LAB-by-LAB basis.

The incoming signal may be inverted at the dedicated clock pin and will drive all IOEs. For the true and complement of a clock to be used to drive IOEs, drive it into both global clock pins. One global clock pin will supply the true, and the other will supply the complement.

When the true and complement of a dedicated input drives IOE clocks, two signals on the peripheral control bus are consumed, one for each sense of the clock.

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Table 7 lists the sources for each peripheral control signal and shows how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. Table 7 also shows the rows that can drive global signals.

Table 7. Peripheral Bus Sources for ACEX Devices							
Peripheral Control Signal	EP1K10	EP1K30	EP1K50	EP1K100			
OE0	Row A	Row A	Row A	Row A			
OE1	Row A	Row B	Row B	Row C			
OE2	Row B	Row C	Row D	Row E			
OE3	Row B	Row D	Row F	Row L			
OE4	Row C	Row E	Row H	Row I			
OE5	Row C	Row F	Row J	Row K			
CLKENAO/CLKO/GLOBALO	Row A	Row A	Row A	Row F			
CLKENA1/OE6/GLOBAL1	Row A	Row B	Row C	Row D			
CLKENA2/CLR0	Row B	Row C	Row E	Row B			
CLKENA3/OE7/GLOBAL2	Row B	Row D	Row G	Row H			
CLKENA4/CLR1	Row C	Row E	Row I	Row J			
CLKENA5/CLK1/GLOBAL3	Row C	Row F	Row J	Row G			

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code>. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-high pin that can be used to tri-state all pins on the device. This option can be set in the Altera software. The built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

#### PCI Pull-Up Clamping Diode Option

ACEX 1K devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When  $V_{\rm CCIO}$  is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $V_{\rm CCIO}$  is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which allows a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

#### Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

#### **Open-Drain Output Option**

ACEX 1K devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- $\[OR]$  plane.

#### MultiVolt I/O Interface

The ACEX 1K device architecture supports the MultiVolt I/O interface feature, which allows ACEX 1K devices in all packages to interface with systems of differing supply voltages. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

## IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All ACEX 1K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. ACEX 1K devices can also be configured using the JTAG pins through the ByteBlasterMV or BitBlaster download cable, or via hardware that uses the Jam<sup>TM</sup> Standard Test and Programming Language (STAPL), JEDEC standard JESD-71. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. ACEX 1K devices support the JTAG instructions shown in Table 14.

Table 14. ACEX 1K J	TAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation and permits an initial data pattern to be output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, allowing the BST data to pass synchronously through a selected device to adjacent devices during normal operation.
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	These instructions are used when configuring an ACEX 1K device via JTAG ports using a MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.

The instruction register length of ACEX 1K devices is 10 bits. The USERCODE register length in ACEX 1K devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 15 and 16 show the boundary-scan register length and device IDCODE information for ACEX 1K devices.

Table 15. ACEX 1K Boundary-Scan Register Length						
Device Boundary-Scan Register Length						
EP1K10	438					
EP1K30	690					
EP1K50	798					
EP1K100	1,050					




Figure 23. Output Drive Characteristics of ACEX 1K Devices

### **Timing Model**

The continuous, high-performance FastTrack Interconnect routing resources ensure accurate simulation and timing analysis as well as predictable performance. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and, therefore, have an unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:


- LE register clock-to-output delay  $(t_{CO})$
- Interconnect delay (*t<sub>SAMEROW</sub>*)
- LE look-up table delay ( $t_{LUT}$ )
- LE register setup time  $(t_{SI})$

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.


Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device.

Figure 24. ACEX 1K Device Timing Model



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. ACEX 1K Device LE Timing Model



Symbol	Speed Grade								
	-	1	-2		-3				
	Min	Max	Min	Max	Min	Max			
t <sub>EABDATA1</sub>		1.8		1.9		1.9	ns		
t <sub>EABDATA2</sub>		0.6		0.7		0.7	ns		
t <sub>EABWE1</sub>		1.2		1.2		1.2	ns		
t <sub>EABWE2</sub>		0.4		0.4		0.4	ns		
t <sub>EABRE1</sub>		0.9		0.9		0.9	ns		
t <sub>EABRE2</sub>		0.4		0.4		0.4	ns		
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns		
t <sub>EABCO</sub>		0.3		0.3		0.3	ns		
t <sub>EABBYPASS</sub>		0.5		0.6		0.6	ns		
t <sub>EABSU</sub>	1.0		1.0		1.0		ns		
t <sub>EABH</sub>	0.5		0.4		0.4		ns		
t <sub>EABCLR</sub>	0.3		0.3		0.3		ns		
$t_{AA}$		3.4		3.6		3.6	ns		
$t_{WP}$	2.7		2.8		2.8		ns		
$t_{RP}$	1.0		1.0		1.0		ns		
t <sub>WDSU</sub>	1.0		1.0		1.0		ns		
t <sub>WDH</sub>	0.1		0.1		0.1		ns		
t <sub>WASU</sub>	1.8		1.9		1.9		ns		
t <sub>WAH</sub>	1.9		2.0		2.0		ns		
t <sub>RASU</sub>	3.1		3.5		3.5		ns		
t <sub>RAH</sub>	0.2		0.2		0.2		ns		
$t_{WO}$		2.7		2.8		2.8	ns		
$t_{DD}$		2.7		2.8		2.8	ns		
t <sub>EABOUT</sub>		0.5		0.6		0.6	ns		
t <sub>EABCH</sub>	1.5		2.0		2.0		ns		
t <sub>EABCL</sub>	2.7		2.8		2.8		ns		

Table 37. EP1K3	0 Device LE 1	Timing Micr	oparameters	(Part 2 of .	<b>2)</b> Note	(1)	
Symbol		Unit					
	_	-1		-2		-3	
	Min	Max	Min	Max	Min	Max	
t <sub>COMB</sub>		0.4		0.4		0.6	ns
$t_{SU}$	0.4		0.6		0.6		ns
t <sub>H</sub>	0.7		1.0		1.3		ns
t <sub>PRE</sub>		0.8		0.9		1.2	ns
t <sub>CLR</sub>		0.8		0.9		1.2	ns
t <sub>CH</sub>	2.0		2.5		2.5		ns
$t_{CL}$	2.0		2.5		2.5		ns

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		2.4		2.8		3.8	ns	
t <sub>ioc</sub>		0.3		0.4		0.5	ns	
t <sub>IOCO</sub>		1.0		1.1		1.6	ns	
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns	
t <sub>iosu</sub>	1.2		1.4		1.9		ns	
t <sub>IOH</sub>	0.3		0.4		0.5		ns	
t <sub>IOCLR</sub>		1.0		1.1		1.6	ns	
t <sub>OD1</sub>		1.9		2.3		3.0	ns	
t <sub>OD2</sub>		1.4		1.8		2.5	ns	
t <sub>OD3</sub>		4.4		5.2		7.0	ns	
$t_{XZ}$		2.7		3.1		4.3	ns	
t <sub>ZX1</sub>		2.7		3.1		4.3	ns	
$t_{ZX2}$		2.2		2.6		3.8	ns	
tzx3		5.2		6.0		8.3	ns	
INREG		3.4		4.1		5.5	ns	
t <sub>IOFD</sub>		0.8		1.3		2.4	ns	
t <sub>INCOMB</sub>		0.8		1.3		2.4	ns	

Tables 51 through 57 show EP1K100 device internal and external timing parameters.

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		0.7		1.0		1.5	ns	
t <sub>CLUT</sub>		0.5		0.7		0.9	ns	
t <sub>RLUT</sub>		0.6		0.8		1.1	ns	
t <sub>PACKED</sub>		0.3		0.4		0.5	ns	
t <sub>EN</sub>		0.2		0.3		0.3	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	
t <sub>CGENR</sub>		0.1		0.1		0.2	ns	
t <sub>CASC</sub>		0.6		0.9		1.2	ns	
$t_{C}$		0.8		1.0		1.4	ns	
t <sub>CO</sub>		0.6		0.8		1.1	ns	
t <sub>COMB</sub>		0.4		0.5		0.7	ns	
t <sub>SU</sub>	0.4		0.6		0.7		ns	
$t_H$	0.5		0.7		0.9		ns	
t <sub>PRE</sub>		0.8		1.0		1.4	ns	
t <sub>CLR</sub>		0.8		1.0		1.4	ns	
t <sub>CH</sub>	1.5		2.0		2.5		ns	
t <sub>CL</sub>	1.5		2.0		2.5		ns	

Symbol	Speed Grade							
	_	-1		-2		3		
	Min	Max	Min	Max	Min	Max		
t <sub>EABDATA1</sub>		1.5		2.0		2.6	ns	
t <sub>EABDATA1</sub>		0.0		0.0		0.0	ns	
t <sub>EABWE1</sub>		1.5		2.0		2.6	ns	
t <sub>EABWE2</sub>		0.3		0.4		0.5	ns	
t <sub>EABRE1</sub>		0.3		0.4		0.5	ns	
t <sub>EABRE2</sub>		0.0		0.0		0.0	ns	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns	
t <sub>EABCO</sub>		0.3		0.4		0.5	ns	
t <sub>EABBYPASS</sub>		0.1		0.1		0.2	ns	
t <sub>EABSU</sub>	0.8		1.0		1.4		ns	
t <sub>EABH</sub>	0.1		0.1		0.2		ns	
t <sub>EABCLR</sub>	0.3		0.4		0.5		ns	
$t_{AA}$		4.0		5.1		6.6	ns	
$t_{WP}$	2.7		3.5		4.7		ns	
$t_{RP}$	1.0		1.3		1.7		ns	
t <sub>WDSU</sub>	1.0		1.3		1.7		ns	
$t_{WDH}$	0.2		0.2		0.3		ns	
t <sub>WASU</sub>	1.6		2.1		2.8		ns	
t <sub>WAH</sub>	1.6		2.1		2.8		ns	
t <sub>RASU</sub>	3.0		3.9		5.2		ns	
t <sub>RAH</sub>	0.1		0.1		0.2		ns	
$t_{WO}$		1.5		2.0		2.6	ns	
$t_{DD}$		1.5		2.0		2.6	ns	
t <sub>EABOUT</sub>		0.2		0.3		0.3	ns	
t <sub>EABCH</sub>	1.5		2.0		2.5		ns	
t <sub>EABCL</sub>	2.7		3.5		4.7		ns	

Symbol	Speed Grade								
	-1		_	-2		3			
	Min	Max	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub> (3)	1.7		2.5		3.3		ns		
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns		
t <sub>INSUBIDIR</sub> (4)	2.0		2.8		-		ns		
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns		
toutcobidir (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns		
t <sub>XZBIDIR</sub> (3)		5.6		7.5		10.1	ns		
t <sub>ZXBIDIR</sub> (3)		5.6		7.5		10.1	ns		
toutcobidir (4)	0.5	3.0	0.5	4.6	-	-	ns		
t <sub>XZBIDIR</sub> (4)		4.6		6.5		-	ns		
t <sub>ZXBIDIR</sub> (4)		4.6		6.5		_	ns		

#### Notes to tables:

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

## Power Consumption

The supply power (P) for ACEX 1K devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO} = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$$

The  $I_{CCACTIVE}$  value depends on the switching frequency and the application logic. This value is calculated based on the amount of current that each LE typically consumes. The  $P_{IO}$  value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)*.



Compared to the rest of the device, the embedded array consumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply current.