



Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	12288
Number of I/O	120
Number of Gates	56000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k10qc208-1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# General Description

Altera® ACEX 1K devices provide a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs. LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. These elements make ACEX 1K suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications. Based on reconfigurable CMOS SRAM elements, the ACEX 1K architecture incorporates all features necessary to implement common gate array megafunctions, along with a high pin count to enable an effective interface with system components. The advanced process and the low voltage requirement of the 2.5-V core allow ACEX 1K devices to meet the requirements of low-cost, high-volume applications ranging from DSL modems to low-cost switches.

The ability to reconfigure ACEX 1K devices enables complete testing prior to shipment and allows the designer to focus on simulation and design verification. ACEX 1K device reconfigurability eliminates inventory management for gate array designs and test vector generation for fault coverage.

Table 4 shows ACEX 1K device performance for some common designs. All performance results were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Application	Resources Used		Performance			
	LEs	EABs	Speed Grade U			Units
			-1	-2	-3	
16-bit loadable counter	16	0	285	232	185	MHz
16-bit accumulator	16	0	285	232	185	MHz
16-to-1 multiplexer (1)	10	0	3.5	4.5	6.6	ns
16-bit multiplier with 3-stage pipeline(2)	592	0	156	131	93	MHz
256 × 16 RAM read cycle speed (2)	0	1	278	196	143	MHz
256 × 16 RAM write cycle speed (2)	0	1	185	143	111	MHz

#### Notes:

- This application uses combinatorial inputs and outputs.
- (2) This application uses registered inputs and outputs.



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

## Functional Description

Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.

If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks of up to 2,048 words without impacting timing. Altera software automatically combines EABs to meet a designer's RAM specifications.

EABs provide flexible options for driving and controlling clock signals. Different clocks and clock enables can be used for reading and writing to the EAB. Registers can be independently inserted on the data input, EAB output, write address, write enable signals, read address, and read enable signals. The global signals and the EAB local interconnect can drive write-enable, read-enable, and clock-enable signals. The global signals, dedicated clock pins, and EAB local interconnect can drive the EAB clock signals. Because the LEs drive the EAB local interconnect, the LEs can control write-enable, read-enable, clear, clock, and clock-enable signals.

An EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs (see Figures 2 and 4). The column interconnect, which is adjacent to the EAB, has twice as many channels as other columns in the device.

#### Logic Array Block

An LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the ACEX 1K architecture, facilitating efficient routing with optimum device utilization and high performance. Figure 7 shows the ACEX 1K LAB.


Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

#### Logic Element


The LE, the smallest unit of logic in the ACEX 1K architecture, has a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure. Figure 8 shows the ACEX 1K LE.

Figure 11. ACEX 1K LE Operating Modes


#### **Normal Mode**




#### **Arithmetic Mode**



#### **Up/Down Counter Mode**




#### **Clearable Counter Mode**



In addition to the six clear and preset modes, ACEX 1K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality.

Figure 12. ACEX 1K LE Clear & Preset Modes



See Figure 17 for details. I/O Element (IOE) IOF IIOF IOE IOE IOE IOE Row LAB LAB See Figure 16 I AR Interconnect Α1 A2 АЗ for details. Column ►To LAB A5 Interconnect ►To LAB A4 IOE IOE LAB LAB I AR Cascade & B1 R2 В3 Carry Chains To LAB B5 ►To LAB B4 IOE IOE IOE

Figure 14. ACEX 1K Interconnect Resources

#### I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. The compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. For bidirectional registered I/O implementation, the output register should be in the IOE and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. Figure 15 shows the bidirectional I/O registers.



For more information, search for "SameFrame" in MAX+PLUS II Help.

Table 10. ACEX 1K SameFrame Pin-Out Support						
Device	256-Pin FineLine BGA	484-Pin FineLine BGA				
EP1K10	✓	(1)				
EP1K30	✓	(1)				
EP1K50	✓	✓				
EP1K100	✓	✓				

#### Note:

 This option is supported with a 256-pin FineLine BGA package and SameFrame migration.

### ClockLock & ClockBoost Features

To support high-speed designs, -1 and -2 speed grade ACEX 1K devices offer ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) that is used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

The ClockLock and ClockBoost features in ACEX 1K devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry lock onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

### IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All ACEX 1K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. ACEX 1K devices can also be configured using the JTAG pins through the ByteBlasterMV or BitBlaster download cable, or via hardware that uses the Jam<sup>TM</sup> Standard Test and Programming Language (STAPL), JEDEC standard JESD-71. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. ACEX 1K devices support the JTAG instructions shown in Table 14.

Table 14. ACEX 1K JTAG Instructions					
JTAG Instruction	Description				
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation and permits an initial data pattern to be output at the device pins.				
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.				
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, allowing the BST data to pass synchronously through a selected device to adjacent devices during normal operation.				
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.				
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.				
ICR Instructions	These instructions are used when configuring an ACEX 1K device via JTAG ports using a MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.				

The instruction register length of ACEX 1K devices is 10 bits. The USERCODE register length in ACEX 1K devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 15 and 16 show the boundary-scan register length and device IDCODE information for ACEX 1K devices.

Table 15. ACEX 1K Boundary-Scan Register Length					
Device Boundary-Scan Register Length					
EP1K10 438					
EP1K30	690				
EP1K50 798					
EP1K100	1,050				

Table 16. 32-Bit IDCODE for ACEX 1K Devices Note (1)								
Device	IDCODE (32 Bits)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)				
EP1K10	0001	0001 0000 0001 0000	00001101110	1				
EP1K30	0001	0001 0000 0011 0000	00001101110	1				
EP1K50	0001	0001 0000 0101 0000	00001101110	1				
EP1K100	0010	0000 0001 0000 0000	00001101110	1				

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

ACEX 1K devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- Jam Programming & Test Language Specification

Figure 20 shows the timing requirements for the JTAG signals.

Table 19	Table 19. ACEX 1K Device Recommended Operating Conditions									
Symbol	Parameter	Conditions	Min	Max	Unit					
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V					
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V					
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V					
V <sub>I</sub>	Input voltage	(2), (5)	-0.5	5.75	V					
Vo	Output voltage		0	V <sub>CCIO</sub>	V					
T <sub>A</sub>	Ambient temperature	Commercial range	0	70	° C					
		Industrial range	-40	85	۰C					
T <sub>J</sub>	Junction temperature	Commercial range	0	85	۰C					
		Industrial range	-40	100	۰C					
		Extended range	-40	125	° C					
t <sub>R</sub>	Input rise time			40	ns					
t <sub>F</sub>	Input fall time			40	ns					

Table 2	Table 20. ACEX 1K Device DC Operating Conditions (Part 1 of 2)Notes (6), (7)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
V <sub>IH</sub>	High-level input voltage		1.7, 0.5 × V <sub>CCIO</sub> (8)		5.75	V				
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8, 0.3 × V <sub>CCIO</sub> (8)	V				
V <sub>OH</sub>	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	2.4			V				
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	V <sub>CCIO</sub> - 0.2			V				
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (9)	0.9 ׆V <sub>CCIO</sub>			V				
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 2.375 \text{ V } (9)$	2.1			V				
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.375 \text{ V } (9)$	2.0			V				
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.375 \text{ V } (9)$	1.7			V				

Table 21. ACEX 1K Device Capacitance Note (14)									
Symbol	Parameter	Conditions	Min	Max	Unit				
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		10	pF				
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF				
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		10	pF				

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial- and extended-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (6) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 2.5$  V, and  $V_{CCIO} = 2.5$  V or 3.3 V.
- (7) These values are specified under the ACEX 1K Recommended Operating Conditions shown in Table 19 on page 46.
- (8) The ACEX 1K input buffers are compatible with 2.5-V, 3.3-V (LVTTL and LVCMOS), and 5.0-V TTL and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V<sub>CCIO</sub> and V<sub>CCINT</sub> meet the relationship shown in Figure 22.
- The I<sub>OH</sub> parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The  $I_{OL}$  parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) This value is specified for normal device operation. The value may vary during power-up.
- (12) This parameter applies to -1 speed grade commercial temperature devices and -2 speed grade industrial and extended temperature devices.
- (13) Pin pull-up resistance values will be lower if the pin is driven higher than V<sub>CCIO</sub> by an external source.
- (14) Capacitance is sample-tested only.

Table 26. Interconnect Timing Microparameters Note (1)						
Symbol	Parameter	Conditions				
t <sub>DIN2IOE</sub>	Delay from dedicated input pin to IOE control input					
t <sub>DIN2LE</sub>	Delay from dedicated input pin to LE or EAB control input	(7)				
t <sub>DIN2DATA</sub>	Delay from dedicated input or clock to LE or EAB data	(7)				
t <sub>DCLK2IOE</sub>	Delay from dedicated clock pin to IOE clock	(7)				
t <sub>DCLK2LE</sub>	Delay from dedicated clock pin to LE or EAB clock	(7)				
t <sub>SAMELAB</sub>	Routing delay for an LE driving another LE in the same LAB	(7)				
t <sub>SAMEROW</sub>	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)				
t <sub>SAME</sub> COLUMN	Routing delay for an LE driving an IOE in the same column	(7)				
t <sub>DIFFROW</sub>	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)				
t <sub>TWOROWS</sub>	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)				
t <sub>LEPERIPH</sub>	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)				
t <sub>LABCARRY</sub>	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB					
t <sub>LABCASC</sub>	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB					

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial or industrial and extended use in ACEX 1K devices
- Operating conditions:  $V_{CCIO} = 2.5 \text{ V} \pm 5\%$  for commercial or industrial and extended use in ACEX 1K devices. Operating conditions:  $V_{CCIO} = 2.5 \text{ V} \text{ or } 3.3 \text{ V}$ . (3)
- (4)
- Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Symbol			Speed	Grade			Unit
	-	1	-;	2	_	3	
	Min	Max	Min	Max	Min	Max	
t <sub>DIN2IOE</sub>		2.3		2.7		3.6	ns
t <sub>DIN2LE</sub>		0.8		1.1		1.4	ns
t <sub>DIN2DATA</sub>		1.1		1.4		1.8	ns
t <sub>DCLK2IOE</sub>		2.3		2.7		3.6	ns
t <sub>DCLK2LE</sub>		0.8		1.1		1.4	ns
t <sub>SAMELAB</sub>		0.1		0.1		0.2	ns
t <sub>SAMEROW</sub>		1.8		2.1		2.9	ns
t <sub>SAME</sub> COLUMN		0.3		0.4		0.7	ns
t <sub>DIFFROW</sub>		2.1		2.5		3.6	ns
t <sub>TWOROWS</sub>		3.9		4.6		6.5	ns
t <sub>LEPERIPH</sub>		3.3		3.7		4.8	ns
t <sub>LABCARRY</sub>		0.3		0.4		0.5	ns
t <sub>LABCASC</sub>		0.9		1.0		1.4	ns

Table 35. EP1K10 External Timing Parameters Note (1)								
Symbol		Unit						
	-	1	-	2	-	3		
	Min	Max	Min	Max	Min	Max		
t <sub>DRR</sub>		7.5		9.5		12.5	ns	
t <sub>INSU</sub> (2), (3)	2.4		2.7		3.6		ns	
t <sub>INH</sub> (2), (3)	0.0		0.0		0.0		ns	
t <sub>оитсо</sub> (2), (3)	2.0	6.6	2.0	7.8	2.0	9.6	ns	
t <sub>INSU</sub> (4), (3)	1.4		1.7		_		ns	
t <sub>INH</sub> (4), (3)	0.5	5.1	0.5	6.4	_	_	ns	
t <sub>оитсо</sub> (4), (3)	0.0		0.0		_		ns	
t <sub>PCISU</sub> (3)	3.0		4.2		6.4		ns	
t <sub>PCIH</sub> (3)	0.0		0.0		_		ns	
t <sub>PCICO</sub> (3)	2.0	6.0	2.0	7.5	2.0	10.2	ns	

Table 37. EP1K3	0 Device LE 1	Timing Micr	oparameters	(Part 2 of .	<b>2)</b> Note	(1)	
Symbol		Unit					
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>COMB</sub>		0.4		0.4		0.6	ns
$t_{SU}$	0.4		0.6		0.6		ns
t <sub>H</sub>	0.7		1.0		1.3		ns
t <sub>PRE</sub>		0.8		0.9		1.2	ns
t <sub>CLR</sub>		0.8		0.9		1.2	ns
t <sub>CH</sub>	2.0		2.5		2.5		ns
$t_{CL}$	2.0		2.5		2.5		ns

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		2.4		2.8		3.8	ns	
t <sub>ioc</sub>		0.3		0.4		0.5	ns	
t <sub>IOCO</sub>		1.0		1.1		1.6	ns	
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns	
t <sub>iosu</sub>	1.2		1.4		1.9		ns	
t <sub>IOH</sub>	0.3		0.4		0.5		ns	
t <sub>IOCLR</sub>		1.0		1.1		1.6	ns	
t <sub>OD1</sub>		1.9		2.3		3.0	ns	
t <sub>OD2</sub>		1.4		1.8		2.5	ns	
t <sub>OD3</sub>		4.4		5.2		7.0	ns	
$t_{XZ}$		2.7		3.1		4.3	ns	
t <sub>ZX1</sub>		2.7		3.1		4.3	ns	
$t_{ZX2}$		2.2		2.6		3.8	ns	
tzx3		5.2		6.0		8.3	ns	
INREG		3.4		4.1		5.5	ns	
t <sub>IOFD</sub>		0.8		1.3		2.4	ns	
t <sub>INCOMB</sub>		0.8		1.3		2.4	ns	

**ACEX 1K Programmable Logic Device Family Data Sheet** 

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		6.4		7.6		8.8	ns	
t <sub>EABRCOMB</sub>	6.4		7.6		8.8		ns	
t <sub>EABRCREG</sub>	4.4		5.1		6.0		ns	
t <sub>EABWP</sub>	2.5		2.9		3.3		ns	
t <sub>EABWCOMB</sub>	6.0		7.0		8.0		ns	
t <sub>EABWCREG</sub>	6.8		7.8		9.0		ns	
t <sub>EABDD</sub>		5.7		6.7		7.7	ns	
t <sub>EABDATA</sub> CO		0.8		0.9		1.1	ns	
t <sub>EABDATASU</sub>	1.5		1.7		2.0		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	1.3		1.4		1.7		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.5		1.7		2.0		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.0		3.6		4.3		ns	
t <sub>EABWAH</sub>	0.5		0.5		0.4		ns	
t <sub>EABWO</sub>		5.1		6.0		6.8	ns	

Table 43. EP1K30 External Bidirectional Timing Parameters       Notes (1), (2)							
Symbol		Unit					
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (3)	2.8		3.9		5.2		ns
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns
t <sub>INSUBIDIR</sub> (4)	3.8		4.9		-		ns
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns
toutcobidir (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t <sub>XZBIDIR</sub> (3)		6.1		7.5		9.7	ns
t <sub>ZXBIDIR</sub> (3)		6.1		7.5		9.7	ns
toutcobidir (4)	0.5	3.9	0.5	4.9	-	-	ns
t <sub>XZBIDIR</sub> (4)		5.1		6.5		-	ns
t <sub>ZXBIDIR</sub> (4)		5.1		6.5		_	ns

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 44 through 50 show EP1K50 device external timing parameters.

Symbol	Speed Grade								
	-1		-2		-3				
	Min	Max	Min	Max	Min	Max			
$t_{LUT}$		0.6		0.8		1.1	ns		
t <sub>CLUT</sub>		0.5		0.6		0.8	ns		
t <sub>RLUT</sub>		0.6		0.7		0.9	ns		
t <sub>PACKED</sub>		0.2		0.3		0.4	ns		
$t_{EN}$		0.6		0.7		0.9	ns		
t <sub>CICO</sub>		0.1		0.1		0.1	ns		
t <sub>CGEN</sub>		0.4		0.5		0.6	ns		
t <sub>CGENR</sub>		0.1		0.1		0.1	ns		
CASC		0.5		0.8		1.0	ns		
$t_{\rm C}$		0.5		0.6		0.8	ns		

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub> (2)	2.7		3.2		4.3		ns	
t <sub>INHBIDIR</sub> (2)	0.0		0.0		0.0		ns	
t <sub>INSUBIDIR</sub> (3)	3.7		4.2		-		ns	
t <sub>INHBIDIR</sub> (3)	0.0		0.0		_		ns	
t <sub>OUTCOBIDIR</sub> (2)	2.0	4.5	2.0	5.2	2.0	7.3	ns	
t <sub>XZBIDIR</sub> (2)		6.8		7.8		10.1	ns	
t <sub>ZXBIDIR</sub> (2)		6.8		7.8		10.1	ns	
toutcobidir (3)	0.5	3.5	0.5	4.2	=	-		
t <sub>XZBIDIR</sub> (3)		6.8		8.4		-	ns	
t <sub>ZXBIDIR</sub> (3)		6.8		8.4	•	-	ns	

- All timing parameters are described in Tables 22 through 29. This parameter is measured without use of the ClockLock or ClockBoost circuits. (2)
- This parameter is measured with use of the ClockLock or ClockBoost circuits (3)

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		5.9		7.6		9.9	ns	
t <sub>EABRCOMB</sub>	5.9		7.6		9.9		ns	
t <sub>EABRCREG</sub>	5.1		6.5		8.5		ns	
t <sub>EABWP</sub>	2.7		3.5		4.7		ns	
t <sub>EABWCOMB</sub>	5.9		7.7		10.3		ns	
t <sub>EABWCREG</sub>	5.4		7.0		9.4		ns	
t <sub>EABDD</sub>		3.4		4.5		5.9	ns	
t <sub>EABDATA</sub> CO		0.5		0.7		0.8	ns	
t <sub>EABDATASU</sub>	0.8		1.0		1.4		ns	
t <sub>EABDATAH</sub>	0.1		0.1		0.2		ns	
t <sub>EABWESU</sub>	1.1		1.4		1.9		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.0		1.3		1.7		ns	
t <sub>EABWDH</sub>	0.2		0.2		0.3		ns	
t <sub>EABWASU</sub>	4.1		5.2		6.8		ns	
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWO</sub>		3.4		4.5		5.9	ns	

The I<sub>CCACTIVE</sub> value can be calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} (\mu A)$$

Where:

f<sub>MAX</sub> = Maximum operating frequency in MHzN = Total number of LEs used in the device

tog<sub>LC</sub> = Average percent of LEs toggling at each clock

(typically 12.5%)

K = Constant

Table 58 provides the constant (K) values for ACEX 1K devices.

Table 58. ACEX 1K Constant Values						
Device	K Value					
EP1K10	4.5					
EP1K30	4.5					
EP1K50	4.5					
EP1K100	4.5					

This supply power calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect ACEX 1K devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results when compared to measured power consumption for actual designs in segmented FPGAs.

Figure 31 shows the relationship between the current and operating frequency of ACEX 1K devices. For information on other ACEX 1K devices, contact Altera Applications at (800) 800-EPLD.