

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	12288
Number of I/O	92
Number of Gates	56000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k10tc144-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# General Description

Altera® ACEX 1K devices provide a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs. LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. These elements make ACEX 1K suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications. Based on reconfigurable CMOS SRAM elements, the ACEX 1K architecture incorporates all features necessary to implement common gate array megafunctions, along with a high pin count to enable an effective interface with system components. The advanced process and the low voltage requirement of the 2.5-V core allow ACEX 1K devices to meet the requirements of low-cost, high-volume applications ranging from DSL modems to low-cost switches.

The ability to reconfigure ACEX 1K devices enables complete testing prior to shipment and allows the designer to focus on simulation and design verification. ACEX 1K device reconfigurability eliminates inventory management for gate array designs and test vector generation for fault coverage.

Table 4 shows ACEX 1K device performance for some common designs. All performance results were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Application	Resources Used		Performance			
	LEs	EABs		Speed Grade		Units
			-1	-2	-3	
16-bit loadable counter	16	0	285	232	185	MHz
16-bit accumulator	16	0	285	232	185	MHz
16-to-1 multiplexer (1)	10	0	3.5	4.5	6.6	ns
16-bit multiplier with 3-stage pipeline(2)	592	0	156	131	93	MHz
256 × 16 RAM read cycle speed (2)	0	1	278	196	143	MHz
256 × 16 RAM write cycle speed (2)	0	1	185	143	111	MHz

#### Notes:

- This application uses combinatorial inputs and outputs.
- (2) This application uses registered inputs and outputs.

## **Embedded Array Block**

The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits. These functions can be combined in applications such as digital filters and microcontrollers.

Logic functions are implemented by programming the EAB with a read-only pattern during configuration, thereby creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of EABs. The large capacity of EABs enables designers to implement complex functions in a single logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. For example, a single EAB can implement any function with 8 inputs and 16 outputs. Parameterized functions, such as LPM functions, can take advantage of the EAB automatically.

The ACEX 1K enhanced EAB supports dual-port RAM. The dual-port structure is ideal for FIFO buffers with one or two clocks. The ACEX 1K EAB can also support up to 16-bit-wide RAM blocks. The ACEX 1K EAB can act in dual-port or single-port mode. When in dual-port mode, separate clocks may be used for EAB read and write sections, allowing the EAB to be written and read at different rates. It also has separate synchronous clock enable signals for the EAB read and write sections, which allow independent control of these sections.

The EAB can also be used for bidirectional, dual-port memory applications where two ports read or write simultaneously. To implement this type of dual-port memory, two EABs are used to support two simultaneous reads or writes.

Alternatively, one clock and clock enable can be used to control the input registers of the EAB, while a different clock and clock enable control the output registers (see Figure 2).

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

## Logic Element

The LE, the smallest unit of logic in the ACEX 1K architecture, has a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure. Figure 8 shows the ACEX 1K LE.

#### **Clearable Counter Mode**

The clearable counter mode is similar to the up/down counter mode, but it supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used; one generates the counter data, and the other generates the fast carry bit. Synchronous loading is provided by a 2-to-1 multiplexer. The output of this multiplexer is AND ed with a synchronous clear signal.

#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

## Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The clear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear. Alternatively, the register can be set up so that LABCTRL1 implements an asynchronous load. The data to be loaded is driven to DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.

During compilation, the compiler automatically selects the best control signal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or preset.

The clear and preset logic is implemented in one of the following six modes chosen during design entry:

- Asynchronous clear
- Asynchronous preset
- Asynchronous clear and preset
- Asynchronous load with clear
- Asynchronous load with preset
- Asynchronous load without clear or preset

## FastTrack Interconnect Routing Structure

In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. Figure 13 shows the ACEX 1K LAB.

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Table 7 lists the sources for each peripheral control signal and shows how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. Table 7 also shows the rows that can drive global signals.

Table 7. Peripheral Bus Sources for ACEX Devices									
Peripheral Control Signal	EP1K10	EP1K30	EP1K50	EP1K100					
OE0	Row A	Row A	Row A	Row A					
OE1	Row A	Row B	Row B	Row C					
OE2	Row B	Row C	Row D	Row E					
OE3	Row B	Row D	Row F	Row L					
OE4	Row C	Row E	Row H	Row I					
OE5	Row C	Row F	Row J	Row K					
CLKENAO/CLKO/GLOBALO	Row A	Row A	Row A	Row F					
CLKENA1/OE6/GLOBAL1	Row A	Row B	Row C	Row D					
CLKENA2/CLR0	Row B	Row C	Row E	Row B					
CLKENA3/OE7/GLOBAL2	Row B	Row D	Row G	Row H					
CLKENA4/CLR1	Row C	Row E	Row I	Row J					
CLKENA5/CLK1/GLOBAL3	Row C	Row F	Row J	Row G					

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code>. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-high pin that can be used to tri-state all pins on the device. This option can be set in the Altera software. The built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

## PCI Pull-Up Clamping Diode Option

ACEX 1K devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the  $V_{\rm CCIO}$  value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When  $V_{\rm CCIO}$  is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When  $V_{\rm CCIO}$  is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which allows a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

### Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

## **Open-Drain Output Option**

ACEX 1K devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- $\[OR]$  plane.

## MultiVolt I/O Interface

The ACEX 1K device architecture supports the MultiVolt I/O interface feature, which allows ACEX 1K devices in all packages to interface with systems of differing supply voltages. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V  $V_{\rm CCINT}$  level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with  $V_{\rm CCIO}$  levels higher than 3.0 V achieve a faster timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

Table 13 summarizes ACEX 1K MultiVolt I/O support.

Table 13. ACEX 1K MultiVolt I/O Support										
V <sub>CCIO</sub> (V)	Inp	Input Signal (V) Output Signal (V)								
	2.5	3.3	5.0	2.5	3.3	5.0				
2.5	<b>✓</b>	<b>✓</b> (1)	<b>√</b> (1)	✓						
3.3	<b>✓</b>	<b>✓</b>	<b>√</b> (1)	<b>√</b> (2)	<b>✓</b>	<b>✓</b>				

#### Notes:

- (1) The PCI clamping diode must be disabled on an input which is driven with a voltage higher than  $V_{\rm CCIO}$ .
- (2) When  $V_{\rm CCIO}$  = 3.3 V, an ACEX 1K device can drive a 2.5-V device that has 3.3-V tolerant inputs.

Open-drain output pins on ACEX 1K devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a higher  $V_{IH}$  than LVTTL. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting the CMOS  $V_{OH}$  requirement. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{OL}$  current specification should be considered when selecting a pull-up resistor.

## Power Sequencing & Hot-Socketing

Because ACEX 1K devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The  $V_{\rm CCIO}$  and  $V_{\rm CCINT}$  power planes can be powered in any order.

Signals can be driven into ACEX 1K devices before and during power up without damaging the device. Additionally, ACEX 1K devices do not drive out during power up. Once operating conditions are reached, ACEX 1K devices operate as specified by the user.

Table 16. 32-Bit IDCODE for ACEX 1K Devices Note (1)											
Device		IDCODE (32 Bits)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)							
EP1K10	0001	0001 0000 0001 0000	00001101110	1							
EP1K30	0001	0001 0000 0011 0000	00001101110	1							
EP1K50	0001	0001 0000 0101 0000	00001101110	1							
EP1K100	0010	0000 0001 0000 0000	00001101110	1							

#### Notes to tables:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

ACEX 1K devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- Jam Programming & Test Language Specification


Figure 20 shows the timing requirements for the JTAG signals.

## **Generic Testing**

Each ACEX 1K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for ACEX 1K devices are made under conditions equivalent to those shown in Figure 21. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 21. ACEX 1K AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V devices or outputs.




# Operating Conditions

Tables 18 through 21 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V ACEX 1K devices.

Table 1	Table 18. ACEX 1K Device Absolute Maximum Ratings Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CCINT</sub>	Supply voltage	-0.5	3.6	V							
V <sub>CCIO</sub>			-0.5	4.6	V						
V <sub>I</sub>	DC input voltage		-2.0	5.75	V						
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA						
T <sub>STG</sub>	Storage temperature	No bias	-65	150	° C						
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	° C						
TJ	Junction temperature	PQFP, TQFP, and BGA packages, under bias		135	° C						


Figure 28. Synchronous Bidirectional Pin External Timing Model




Tables 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, for the EAB macroparameters in Table 24.

Figure 29. EAB Asynchronous Timing Waveforms





### **EAB Asynchronous Write**



Symbol	Parameter	Conditions					
t <sub>EABAA</sub>	EAB address access delay						
t <sub>EABRCCOMB</sub>	EAB asynchronous read cycle time						
t <sub>EABRCREG</sub>	EAB synchronous read cycle time						
t <sub>EABWP</sub>	EAB write pulse width						
t <sub>EABWCCOMB</sub>	EAB asynchronous write cycle time						
t <sub>EABWCREG</sub>	EAB synchronous write cycle time						
t <sub>EABDD</sub>	EAB data-in to data-out valid delay						
t <sub>EABDATACO</sub>	EAB clock-to-output delay when using output registers						
t <sub>EABDATASU</sub>	EAB data/address setup time before clock when using input register						
t <sub>EABDATAH</sub>	EAB data/address hold time after clock when using input register						
t <sub>EABWESU</sub>	EAB WE setup time before clock when using input register						
t <sub>EABWEH</sub>	EAB WE hold time after clock when using input register						
t <sub>EABWDSU</sub>	EAB data setup time before falling edge of write pulse when not using input registers						
t <sub>EABWDH</sub>	EAB data hold time after falling edge of write pulse when not using input						
	registers						
t <sub>EABWASU</sub>	EAB address setup time before rising edge of write pulse when not using						
	input registers						
t <sub>EABWAH</sub>	EAB address hold time after falling edge of write pulse when not using input registers						
$t_{EABWO}$	EAB write enable to data output valid delay						

Symbol	Parameter	Conditions	
t <sub>DIN2IOE</sub>	Delay from dedicated input pin to IOE control input	(7)	
t <sub>DIN2LE</sub>	Delay from dedicated input pin to LE or EAB control input	(7)	
t <sub>DIN2DATA</sub>	Delay from dedicated input or clock to LE or EAB data	(7)	
t <sub>DCLK2IOE</sub>	Delay from dedicated clock pin to IOE clock	(7)	
t <sub>DCLK2LE</sub>	Delay from dedicated clock pin to LE or EAB clock	(7)	
t <sub>SAMELAB</sub>	Routing delay for an LE driving another LE in the same LAB	(7)	
t <sub>SAMEROW</sub>	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)	
t <sub>SAME</sub> COLUMN	Routing delay for an LE driving an IOE in the same column	(7)	
t <sub>DIFFROW</sub>	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)	
t <sub>TWOROWS</sub>	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)	
t <sub>LEPERIPH</sub>	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)	
t <sub>LABCARRY</sub>	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB		
t <sub>LABCASC</sub>	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB		

#### Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- Operating conditions:  $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial or industrial and extended use in ACEX 1K devices
- Operating conditions:  $V_{CCIO} = 2.5 \text{ V} \pm 5\%$  for commercial or industrial and extended use in ACEX 1K devices. Operating conditions:  $V_{CCIO} = 2.5 \text{ V} \text{ or } 3.3 \text{ V}$ . (3)
- (4)
- Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Symbol	Speed Grade								
	-1		-	-2		3			
	Min	Max	Min	Max	Min	Max			
t <sub>EABAA</sub>	4	6.7		7.3		7.3	ns		
t <sub>EABRCCOMB</sub>	6.7		7.3		7.3		ns		
t <sub>EABRCREG</sub>	4.7		4.9		4.9		ns		
t <sub>EABWP</sub>	2.7		2.8		2.8		ns		
t <sub>EABWCCOMB</sub>	6.4		6.7		6.7		ns		
t <sub>EABWCREG</sub>	7.4		7.6		7.6		ns		
t <sub>EABDD</sub>		6.0		6.5		6.5	ns		
t <sub>EABDATA</sub> CO		0.8		0.9		0.9	ns		
t <sub>EABDATASU</sub>	1.6		1.7		1.7		ns		
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWESU</sub>	1.4		1.4		1.4		ns		
t <sub>EABWEH</sub>	0.1		0.0		0.0		ns		
t <sub>EABWDSU</sub>	1.6		1.7		1.7		ns		
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns		
t <sub>EABWASU</sub>	3.1		3.4		3.4		ns		
t <sub>EABWAH</sub>	0.6		0.5		0.5		ns		
t <sub>EABWO</sub>		5.4		5.8		5.8	ns		

Symbol			Speed	l Grade			Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (2)	2.2		2.3		3.2		ns
t <sub>INHBIDIR</sub> (2)	0.0		0.0		0.0		ns
t <sub>OUTCOBIDIR</sub> (2)	2.0	6.6	2.0	7.8	2.0	9.6	ns
t <sub>XZBIDIR</sub> (2)		8.8		11.2		14.0	ns
t <sub>ZXBIDIR</sub> (2)		8.8		11.2		14.0	ns
t <sub>INSUBIDIR</sub> (4)	3.1		3.3		-	-	
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		
toutcobidir (4)	0.5	5.1	0.5	6.4	-	-	ns
t <sub>XZBIDIR</sub> (4)		7.3		9.2		_	ns
t <sub>ZXBIDIR</sub> (4)		7.3		9.2		_	ns

## Notes to tables:

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (3) These parameters are specified by characterization.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 37 through 43 show EP1K30 device internal and external timing parameters.

Symbol			Speed	Grade			Unit	
	-	1	-2		-3			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		0.7		0.8		1.1	ns	
t <sub>CLUT</sub>		0.5		0.6		0.8	ns	
t <sub>RLUT</sub>		0.6		0.7		1.0	ns	
t <sub>PACKED</sub>		0.3		0.4		0.5	ns	
$t_{EN}$		0.6		0.8		1.0	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	
t <sub>CGENR</sub>		0.1		0.1		0.2	ns	
t <sub>CASC</sub>		0.6		0.8		1.0	ns	
t <sub>C</sub>		0.0		0.0		0.0	ns	
t <sub>co</sub>		0.3		0.4		0.5	ns	

Table 37. EP1K3	0 Device LE 1	Timing Micr	oparameters	(Part 2 of .	<b>2)</b> Note	(1)	
Symbol		Unit					
	-1		-	-2		-3	
	Min	Max	Min	Max	Min	Max	
t <sub>COMB</sub>		0.4		0.4		0.6	ns
$t_{SU}$	0.4		0.6		0.6		ns
t <sub>H</sub>	0.7		1.0		1.3		ns
t <sub>PRE</sub>		0.8		0.9		1.2	ns
$t_{CLR}$		0.8		0.9		1.2	ns
t <sub>CH</sub>	2.0		2.5		2.5		ns
$t_{CL}$	2.0		2.5		2.5		ns

Symbol	Speed Grade								
	-1		-2		-3				
	Min	Max	Min	Max	Min	Max			
t <sub>IOD</sub>		2.4		2.8		3.8	ns		
t <sub>ioc</sub>		0.3		0.4		0.5	ns		
t <sub>IOCO</sub>		1.0		1.1		1.6	ns		
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns		
t <sub>iosu</sub>	1.2		1.4		1.9		ns		
t <sub>IOH</sub>	0.3		0.4		0.5		ns		
t <sub>IOCLR</sub>		1.0		1.1		1.6	ns		
t <sub>OD1</sub>		1.9		2.3		3.0	ns		
t <sub>OD2</sub>		1.4		1.8		2.5	ns		
t <sub>OD3</sub>		4.4		5.2		7.0	ns		
$t_{XZ}$		2.7		3.1	•	4.3	ns		
t <sub>ZX1</sub>		2.7		3.1	•	4.3	ns		
$t_{ZX2}$		2.2		2.6		3.8	ns		
tzx3		5.2		6.0	•	8.3	ns		
<sup>†</sup> INREG		3.4		4.1	•	5.5	ns		
IOFD		0.8		1.3		2.4	ns		
t <sub>INCOMB</sub>		0.8		1.3		2.4	ns		

Symbol	Speed Grade							
	-1		_	-2		-3		
	Min	Max	Min	Max	Min	Max		
t <sub>EABDATA1</sub>		1.7		2.0		2.3	ns	
t <sub>EABDATA1</sub>		0.6		0.7		0.8	ns	
t <sub>EABWE1</sub>		1.1		1.3		1.4	ns	
t <sub>EABWE2</sub>		0.4		0.4		0.5	ns	
t <sub>EABRE1</sub>		0.8		0.9		1.0	ns	
t <sub>EABRE2</sub>		0.4		0.4		0.5	ns	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns	
t <sub>EABCO</sub>		0.3		0.3		0.4	ns	
t <sub>EABBYPASS</sub>		0.5		0.6		0.7	ns	
t <sub>EABSU</sub>	0.9		1.0		1.2		ns	
t <sub>EABH</sub>	0.4		0.4		0.5		ns	
t <sub>EABCLR</sub>	0.3		0.3		0.3		ns	
$t_{AA}$		3.2		3.8		4.4	ns	
$t_{WP}$	2.5		2.9		3.3		ns	
$t_{RP}$	0.9		1.1		1.2		ns	
t <sub>WDSU</sub>	0.9		1.0		1.1		ns	
t <sub>WDH</sub>	0.1		0.1		0.1		ns	
t <sub>WASU</sub>	1.7		2.0		2.3		ns	
t <sub>WAH</sub>	1.8		2.1		2.4		ns	
t <sub>RASU</sub>	3.1		3.7		4.2		ns	
t <sub>RAH</sub>	0.2		0.2		0.2		ns	
$t_{WO}$		2.5		2.9		3.3	ns	
$t_{DD}$		2.5		2.9		3.3	ns	
t <sub>EABOUT</sub>		0.5		0.6		0.7	ns	
t <sub>EABCH</sub>	1.5		2.0		2.3		ns	
t <sub>EABCL</sub>	2.5		2.9		3.3		ns	

Table 43. EP1K30	External Bio	directional 1	iming Para	meters N	otes (1), (2)		
Symbol		Unit					
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub> (3)	2.8		3.9		5.2		ns
t <sub>INHBIDIR</sub> (3)	0.0		0.0		0.0		ns
t <sub>INSUBIDIR</sub> (4)	3.8		4.9		-		ns
t <sub>INHBIDIR</sub> (4)	0.0		0.0		-		ns
toutcobidir (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t <sub>XZBIDIR</sub> (3)		6.1		7.5		9.7	ns
t <sub>ZXBIDIR</sub> (3)		6.1		7.5		9.7	ns
toutcobidir (4)	0.5	3.9	0.5	4.9	-	-	ns
t <sub>XZBIDIR</sub> (4)		5.1		6.5		-	ns
t <sub>ZXBIDIR</sub> (4)		5.1		6.5		_	ns

#### Notes to tables:

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 44 through 50 show EP1K50 device external timing parameters.

Symbol	Speed Grade								
	-1		-2		-3				
	Min	Max	Min	Max	Min	Max			
$t_{LUT}$		0.6		0.8		1.1	ns		
t <sub>CLUT</sub>		0.5		0.6		0.8	ns		
t <sub>RLUT</sub>		0.6		0.7		0.9	ns		
t <sub>PACKED</sub>		0.2		0.3		0.4	ns		
$t_{EN}$		0.6		0.7		0.9	ns		
t <sub>CICO</sub>		0.1		0.1		0.1	ns		
t <sub>CGEN</sub>		0.4		0.5		0.6	ns		
t <sub>CGENR</sub>		0.1		0.1		0.1	ns		
CASC		0.5		0.8		1.0	ns		
$t_{\rm C}$		0.5		0.6		0.8	ns		

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
$t_{IOD}$		1.7		2.0		2.6	ns	
t <sub>IOC</sub>		0.0		0.0		0.0	ns	
t <sub>IOCO</sub>		1.4		1.6		2.1	ns	
t <sub>IOCOMB</sub>		0.5		0.7		0.9	ns	
t <sub>IOSU</sub>	0.8		1.0		1.3		ns	
t <sub>IOH</sub>	0.7		0.9		1.2		ns	
t <sub>IOCLR</sub>		0.5		0.7		0.9	ns	
t <sub>OD1</sub>		3.0		4.2		5.6	ns	
t <sub>OD2</sub>		3.0		4.2		5.6	ns	
t <sub>OD3</sub>		4.0		5.5		7.3	ns	
$t_{XZ}$		3.5		4.6		6.1	ns	
$t_{ZX1}$		3.5		4.6		6.1	ns	
$t_{ZX2}$		3.5		4.6		6.1	ns	
$t_{ZX3}$		4.5		5.9		7.8	ns	
t <sub>INREG</sub>		2.0		2.6		3.5	ns	
t <sub>IOFD</sub>		0.5		0.8		1.2	ns	
t <sub>INCOMB</sub>		0.5		0.8		1.2	ns	

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		5.9		7.6		9.9	ns	
t <sub>EABRCOMB</sub>	5.9		7.6		9.9		ns	
t <sub>EABRCREG</sub>	5.1		6.5		8.5		ns	
t <sub>EABWP</sub>	2.7		3.5		4.7		ns	
t <sub>EABWCOMB</sub>	5.9		7.7		10.3		ns	
t <sub>EABWCREG</sub>	5.4		7.0		9.4		ns	
t <sub>EABDD</sub>		3.4		4.5		5.9	ns	
t <sub>EABDATA</sub> CO		0.5		0.7		0.8	ns	
t <sub>EABDATASU</sub>	0.8		1.0		1.4		ns	
t <sub>EABDATAH</sub>	0.1		0.1		0.2		ns	
t <sub>EABWESU</sub>	1.1		1.4		1.9		ns	
t <sub>EABWEH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.0		1.3		1.7		ns	
t <sub>EABWDH</sub>	0.2		0.2		0.3		ns	
t <sub>EABWASU</sub>	4.1		5.2		6.8		ns	
t <sub>EABWAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWO</sub>		3.4		4.5		5.9	ns	