



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	72
Number of Logic Elements/Cells	576
Total RAM Bits	12288
Number of I/O	92
Number of Gates	56000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k10tc144-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

Altera® ACEX 1K devices provide a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs. LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. These elements make ACEX 1K suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications. Based on reconfigurable CMOS SRAM elements, the ACEX 1K architecture incorporates all features necessary to implement common gate array megafunctions, along with a high pin count to enable an effective interface with system components. The advanced process and the low voltage requirement of the 2.5-V core allow ACEX 1K devices to meet the requirements of low-cost, high-volume applications ranging from DSL modems to low-cost switches.

The ability to reconfigure ACEX 1K devices enables complete testing prior to shipment and allows the designer to focus on simulation and design verification. ACEX 1K device reconfigurability eliminates inventory management for gate array designs and test vector generation for fault coverage.

Table 4 shows ACEX 1K device performance for some common designs. All performance results were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Application		urces ed	Performance			
	LEs	EABs	Speed Grade		Units	
			-1	-2	-3	
16-bit loadable counter	16	0	285	232	185	MHz
16-bit accumulator	16	0	285	232	185	MHz
16-to-1 multiplexer (1)	10	0	3.5	4.5	6.6	ns
16-bit multiplier with 3-stage pipeline(2)	592	0	156	131	93	MHz
256 × 16 RAM read cycle speed (2)	0	1	278	196	143	MHz
256 × 16 RAM write cycle speed (2)	0	1	185	143	111	MHz

Notes:

- This application uses combinatorial inputs and outputs.
- (2) This application uses registered inputs and outputs.

Table 5 shows ACEX 1K device performance for more complex designs. These designs are available as Altera MegaCore $^{\rm TM}$ functions.

Table 5. ACEX 1K Device Performance for Complex Designs						
Application	LEs	Performance				
	Used	Speed Grade			Units	
	·	-1	-2	-3		
16-bit, 8-tap parallel finite impulse response (FIR) filter	597	192	156	116	MSPS	
8-bit, 512-point Fast Fourier transform (FFT)	1,854	23.4	28.7	38.9	μs	
function		113	92	68	MHz	
a16450 universal asynchronous receiver/transmitter (UART)	342	36	28	20.5	MHz	

Each ACEX 1K device contains an embedded array and a logic array. The embedded array is used to implement a variety of memory functions or complex logic functions, such as digital signal processing (DSP), wide data-path manipulation, microcontroller applications, and data-transformation functions. The logic array performs the same function as the sea-of-gates in the gate array and is used to implement general logic such as counters, adders, state machines, and multiplexers. The combination of embedded and logic arrays provides the high performance and high density of embedded gate arrays, enabling designers to implement an entire system on a single device.

ACEX 1K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers EPC16, EPC2, EPC1, and EPC1441 configuration devices, which configure ACEX 1K devices via a serial data stream. Configuration data can also be downloaded from system RAM or via the Altera MasterBlaster $^{\text{TM}}$, ByteBlasterMV $^{\text{TM}}$, or BitBlaster $^{\text{TM}}$ download cables. After an ACEX 1K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Because reconfiguration requires less than 40 ms, real-time changes can be made during system operation.

ACEX 1K devices contain an interface that permits microprocessors to configure ACEX 1K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat an ACEX 1K device as memory and configure it by writing to a virtual memory location, simplifying device reconfiguration.



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description

Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.




Figure 2. ACEX 1K Device in Dual-Port RAM Mode Note (1)

Notes:

- (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
- (2) EP1K10, EP1K30, and EP1K50 devices have 88 EAB local interconnect channels; EP1K100 devices have 104 EAB local interconnect channels.

The EAB can use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 3. The ACEX 1K EAB can also be used in a single-port mode (see Figure 4).

FastTrack Interconnect Routing Structure

In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect routing structure consists of row and column interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the row. The column interconnect routes signals between rows and can drive I/O pins.

Row channels drive into the LAB or EAB local interconnect. The row signal is buffered at every LAB or EAB to reduce the effect of fan-out on delay. A row channel can be driven by an LE or by one of three column channels. These four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each LE, allow column channels to drive row channels even when all eight LEs in a LAB drive the row interconnect.

Each column of LABs or EABs is served by a dedicated column interconnect. The column interconnect that serves the EABs has twice as many channels as other column interconnects. The column interconnect can then drive I/O pins or another row's interconnect to route the signals to other LABs or EABs in the device. A signal from the column interconnect, which can be either the output of a LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB or EAB. Each row channel that is driven by an IOE or EAB can drive one specific column channel.

Access to row and column channels can be switched between LEs in adjacent pairs of LABs. For example, a LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. Figure 13 shows the ACEX 1K LAB.


See Figure 17 for details. I/O Element (IOE) IOF IIOF IOE IOE IOE IOE Row LAB LAB See Figure 16 I AR Interconnect Α1 A2 АЗ for details. Column ►To LAB A5 Interconnect ►To LAB A4 IOE IOE LAB LAB I AR Cascade & B1 R2 В3 Carry Chains To LAB B5 ►To LAB B4 IOE IOE IOE

Figure 14. ACEX 1K Interconnect Resources

I/O Element

An IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data that requires a fast setup time or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input register will result in a faster setup time than using an IOE register. IOEs can be used as input, output, or bidirectional pins. The compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. For bidirectional registered I/O implementation, the output register should be in the IOE and the data input and output enable registers should be LE registers placed adjacent to the bidirectional pin. Figure 15 shows the bidirectional I/O registers.

Figure 15. ACEX 1K Bidirectional I/O Registers



On all ACEX 1K devices, the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time. This feature is used to reduce setup time for complex pin-to-register paths (e.g., PCI designs).

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across devices and provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock-enable or eight output-enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, a LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chipwide reset signal resets all IOE registers, overriding any other control signals.

When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. All IOEs must use the same sense of the clock. For example, if any IOE uses the inverted clock, all IOEs must use the inverted clock, and no IOE can use the non-inverted clock. However, LEs can still use the true or complement of the clock on an LAB-by-LAB basis.

The incoming signal may be inverted at the dedicated clock pin and will drive all IOEs. For the true and complement of a clock to be used to drive IOEs, drive it into both global clock pins. One global clock pin will supply the true, and the other will supply the complement.

When the true and complement of a dedicated input drives IOE clocks, two signals on the peripheral control bus are consumed, one for each sense of the clock.

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Table 7 lists the sources for each peripheral control signal and shows how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. Table 7 also shows the rows that can drive global signals.

Table 7. Peripheral Bus Sources for ACEX Devices					
Peripheral Control Signal	EP1K10	EP1K30	EP1K50	EP1K100	
OE0	Row A	Row A	Row A	Row A	
OE1	Row A	Row B	Row B	Row C	
OE2	Row B	Row C	Row D	Row E	
OE3	Row B	Row D	Row F	Row L	
OE4	Row C	Row E	Row H	Row I	
OE5	Row C	Row F	Row J	Row K	
CLKENAO/CLKO/GLOBALO	Row A	Row A	Row A	Row F	
CLKENA1/OE6/GLOBAL1	Row A	Row B	Row C	Row D	
CLKENA2/CLR0	Row B	Row C	Row E	Row B	
CLKENA3/OE7/GLOBAL2	Row B	Row D	Row G	Row H	
CLKENA4/CLR1	Row C	Row E	Row I	Row J	
CLKENA5/CLK1/GLOBAL3	Row C	Row F	Row J	Row G	

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code>. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-high pin that can be used to tri-state all pins on the device. This option can be set in the Altera software. The built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.



For more information, search for "SameFrame" in MAX+PLUS II Help.

Table 10. ACEX 1K SameFrame Pin-Out Support						
Device	256-Pin FineLine BGA	484-Pin FineLine BGA				
EP1K10	✓	(1)				
EP1K30	✓	(1)				
EP1K50	✓	✓				
EP1K100	✓	✓				

Note:

 This option is supported with a 256-pin FineLine BGA package and SameFrame migration.

ClockLock & ClockBoost Features

To support high-speed designs, -1 and -2 speed grade ACEX 1K devices offer ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) that is used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.

The ClockLock and ClockBoost features in ACEX 1K devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry lock onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.

The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

Tables 11 and 12 summarize the ClockLock and ClockBoost parameters for -1 and -2 speed-grade devices, respectively.

Table 11.	ClockLock & ClockBoost Parameters for -1	Speed-Grade De	vices			
Symbol	Parameter	Condition	Min	Тур	Max	Unit
t_R	Input rise time				5	ns
t_{F}	Input fall time				5	ns
t_{INDUTY}	Input duty cycle		40		60	%
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		180	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		90	MHz
f _{CLKDEV}	Input deviation from user specification in the Altera software (1)				25,000 <i>(</i> 2 <i>)</i>	PPM
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)				100	ps
t _{LOCK}	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t _{JITTER}	Jitter on ClockLock or ClockBoost-	t _{INCLKSTB} <100			250 (4)	ps
	generated clock (4)	t _{INCLKSTB} < 50			200 (4)	ps
t _{OUTDUTY}	Duty cycle for ClockLock or ClockBoost- generated clock		40	50	60	%

Figure 20. ACEX 1K JTAG Waveforms




Table 17 shows the timing parameters and values for ACEX 1K devices.


Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		35	ns
t _{JSZX}	Update register high impedance to valid output		35	ns
t _{JSXZ}	Update register valid output to high impedance		35	ns

Generic Testing

Each ACEX 1K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for ACEX 1K devices are made under conditions equivalent to those shown in Figure 21. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 21. ACEX 1K AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V devices or outputs. Numbers without brackets are for 3.3-V devices or outputs.




Operating Conditions

Tables 18 through 21 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V ACEX 1K devices.

Table 1	Table 18. ACEX 1K Device Absolute Maximum Ratings Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	3.6	V		
V _{CCIO}			-0.5	4.6	V		
V _I	DC input voltage		-2.0	5.75	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	° C		
T _{AMB}	Ambient temperature	Under bias	-65	135	° C		
TJ	Junction temperature	PQFP, TQFP, and BGA packages, under bias		135	° C		

Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device.

Figure 24. ACEX 1K Device Timing Model



Figures 25 through 28 show the delays that correspond to various paths and functions within the LE, IOE, EAB, and bidirectional timing models.

Figure 25. ACEX 1K Device LE Timing Model




Figure 26. ACEX 1K Device IOE Timing Model




Figure 27. ACEX 1K Device EAB Timing Model




Table 24. EAB Timing Microparameters Note (1)				
Symbol	Parameter	Conditions		
t _{EABDATA1}	Data or address delay to EAB for combinatorial input			
t _{EABDATA2}	Data or address delay to EAB for registered input			
t _{EABWE1}	Write enable delay to EAB for combinatorial input			
t _{EABWE2}	Write enable delay to EAB for registered input			
t _{EABRE1}	Read enable delay to EAB for combinatorial input			
t _{EABRE2}	Read enable delay to EAB for registered input			
t _{EABCLK}	EAB register clock delay			
t _{EABCO}	EAB register clock-to-output delay			
t _{EABBYPASS}	Bypass register delay			
t _{EABSU}	EAB register setup time before clock			
t _{EABH}	EAB register hold time after clock			
t _{EABCLR}	EAB register asynchronous clear time to output delay			
t_{AA}	Address access delay (including the read enable to output delay)			
t _{WP}	Write pulse width			
t_{RP}	Read pulse width			
t _{WDSU}	Data setup time before falling edge of write pulse	(5)		
t _{WDH}	Data hold time after falling edge of write pulse	(5)		
t _{WASU}	Address setup time before rising edge of write pulse	(5)		
t _{WAH}	Address hold time after falling edge of write pulse	(5)		
t _{RASU}	Address setup time before rising edge of read pulse			
t _{RAH}	Address hold time after falling edge of read pulse			
t_{WO}	Write enable to data output valid delay			
t_{DD}	Data-in to data-out valid delay			
t _{EABOUT}	Data-out delay			
t _{EABCH}	Clock high time			
t _{EABCL}	Clock low time			

Symbol	Parameter	Conditions
t _{EABAA}	EAB address access delay	
t _{EABRCCOMB}	EAB asynchronous read cycle time	
t _{EABRCREG}	EAB synchronous read cycle time	
t _{EABWP}	EAB write pulse width	
t _{EABWCCOMB}	EAB asynchronous write cycle time	
t _{EABWCREG}	EAB synchronous write cycle time	
t _{EABDD}	EAB data-in to data-out valid delay	
t _{EABDATACO}	EAB clock-to-output delay when using output registers	
t _{EABDATASU}	EAB data/address setup time before clock when using input register	
t _{EABDATAH}	EAB data/address hold time after clock when using input register	
t _{EABWESU}	EAB WE setup time before clock when using input register	
t _{EABWEH}	EAB WE hold time after clock when using input register	
t _{EABWDSU}	EAB data setup time before falling edge of write pulse when not using input registers	
t _{EABWDH}	EAB data hold time after falling edge of write pulse when not using input	
	registers	
t _{EABWASU}	EAB address setup time before rising edge of write pulse when not using	
	input registers	
t _{EABWAH}	EAB address hold time after falling edge of write pulse when not using input registers	
$t_{\sf EABWO}$	EAB write enable to data output valid delay	

Tables 27 through 29 describe the ACEX 1K external timing parameters and their symbols.

Table 27. Exte		
Symbol	Parameter	Conditions
t _{DRR}	Register-to-register delay via four LEs, three row interconnects, and four local interconnects	(2)

Table 28. External Timing Parameters				
Symbol	Parameter	Conditions		
t _{INSU}	Setup time with global clock at IOE register	(3)		
t _{INH}	Hold time with global clock at IOE register	(3)		
tоитсо	Clock-to-output delay with global clock at IOE register	(3)		
t _{PCISU}	Setup time with global clock for registers used in PCI designs	(3), (4)		
t _{PCIH}	Hold time with global clock for registers used in PCI designs	(3), (4)		
t _{PCICO}	Clock-to-output delay with global clock for registers used in PCI designs	(3), (4)		

Table 29. Ext	Table 29. External Bidirectional Timing Parameters Note (3)					
Symbol	pol Parameter					
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at same-row or same-column LE register					
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register					
toutcobidir	Clock-to-output delay for bidirectional pins with global clock at IOE register	CI = 35 pF				
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	CI = 35 pF				
tzxbidir	Synchronous IOE output buffer enable delay, slow slew rate = off	CI = 35 pF				

Notes to tables:

- (1) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications.
- (2) Contact Altera Applications for test circuit specifications and test conditions.
- (3) These timing parameters are sample-tested only.
- (4) This parameter is measured with the measurement and test conditions, including load, specified in the *PCI Local Bus Specification, Revision 2.2.*

Symbol	Speed Grade						
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t_{CO}		0.6		0.6		0.7	ns
t _{COMB}		0.3		0.4		0.5	ns
t _{SU}	0.5		0.6		0.7		ns
t_H	0.5		0.6		0.8		ns
t _{PRE}		0.4		0.5		0.7	ns
t _{CLR}		0.8		1.0		1.2	ns
t _{CH}	2.0		2.5		3.0		ns
t_{CL}	2.0		2.5		3.0		ns

Symbol	Speed Grade						
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.3		1.3		1.9	ns
t _{IOC}		0.3		0.4		0.4	ns
t _{IOCO}		1.7		2.1		2.6	ns
t _{IOCOMB}		0.5		0.6		0.8	ns
t _{IOSU}	0.8		1.0		1.3		ns
t _{IOH}	0.4		0.5		0.6		ns
t _{IOCLR}		0.2		0.2		0.4	ns
t _{OD1}		1.2		1.2		1.9	ns
t _{OD2}		0.7		0.8		1.7	ns
t _{OD3}		2.7		3.0		4.3	ns
t_{XZ}		4.7		5.7		7.5	ns
t_{ZX1}		4.7		5.7		7.5	ns
t_{ZX2}		4.2		5.3		7.3	ns
t_{ZX3}		6.2		7.5		9.9	ns
t _{INREG}		3.5		4.2		5.6	ns
t _{IOFD}		1.1		1.3		1.8	ns
t _{INCOMB}		1.1		1.3		1.8	ns

Revision History

The information contained in the *ACEX 1K Programmable Logic Device Family Data Sheet* version 3.4 supersedes information published in previous versions.

The following changes were made to the *ACEX 1K Programmable Logic Device Family Data Sheet* version 3.4: added extended temperature support.