



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	216
Number of Logic Elements/Cells	1728
Total RAM Bits	24576
Number of I/O	147
Number of Gates	119000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k30qi208-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

Altera® ACEX 1K devices provide a die-efficient, low-cost architecture by combining look-up table (LUT) architecture with EABs. LUT-based logic provides optimized performance and efficiency for data-path, register intensive, mathematical, or digital signal processing (DSP) designs, while EABs implement RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. These elements make ACEX 1K suitable for complex logic functions and memory functions such as digital signal processing, wide data-path manipulation, data transformation and microcontrollers, as required in high-performance communications applications. Based on reconfigurable CMOS SRAM elements, the ACEX 1K architecture incorporates all features necessary to implement common gate array megafunctions, along with a high pin count to enable an effective interface with system components. The advanced process and the low voltage requirement of the 2.5-V core allow ACEX 1K devices to meet the requirements of low-cost, high-volume applications ranging from DSL modems to low-cost switches.

The ability to reconfigure ACEX 1K devices enables complete testing prior to shipment and allows the designer to focus on simulation and design verification. ACEX 1K device reconfigurability eliminates inventory management for gate array designs and test vector generation for fault coverage.

Table 4 shows ACEX 1K device performance for some common designs. All performance results were obtained with Synopsys DesignWare or LPM functions. Special design techniques are not required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or schematic design file.

Application	Resources Used			Performance		
	LEs	EABs		Speed Grade		Units
			-1	-2	-3	
16-bit loadable counter	16	0	285	232	185	MHz
16-bit accumulator	16	0	285	232	185	MHz
16-to-1 multiplexer (1)	10	0	3.5	4.5	6.6	ns
16-bit multiplier with 3-stage pipeline(2)	592	0	156	131	93	MHz
256 × 16 RAM read cycle speed (2)	0	1	278	196	143	MHz
256 × 16 RAM write cycle speed (2)	0	1	185	143	111	MHz


Notes:

- This application uses combinatorial inputs and outputs.
- (2) This application uses registered inputs and outputs.

EABs can be used to implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the write enable signal. In contrast, the EAB's synchronous RAM generates its own write enable signal and is self-timed with respect to the input or write clock. A circuit using the EAB's self-timed RAM must only meet the setup and hold time specifications of the global clock.


When used as RAM, each EAB can be configured in any of the following sizes: 256×16 ; 512×8 ; $1,024 \times 4$; or $2,048 \times 2$. Figure 5 shows the ACEX 1K EAB memory configurations.

Figure 5. ACEX 1K EAB Memory Configurations



Larger blocks of RAM are created by combining multiple EABs. For example, two 256×16 RAM blocks can be combined to form a 256×32 block, and two 512×8 RAM blocks can be combined to form a 512×16 block. Figure 6 shows examples of multiple EAB combination.

Figure 6. Examples of Combining ACEX 1K EABs



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it.

Asynchronous Preset

An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register. Alternatively, the Altera software can provide preset control by using the clear and inverting the register's input and output. Inversion control is available for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL signals, the DATA3 input is not needed and can be used for one of the LE operating modes.

Asynchronous Preset & Clear

When implementing asynchronous clear and preset, LABCTRL1 controls the preset, and LABCTRL2 controls the clear. DATA3 is tied to VCC, so that asserting LABCTRL1 asynchronously loads a one into the register, effectively presetting the register. Asserting LABCTRL2 clears the register.

Asynchronous Load with Clear

When implementing an asynchronous load in conjunction with the clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear. LABCTRL2 implements the clear by controlling the register clear; LABCTRL2 does not have to feed the preset circuits.

Asynchronous Load with Preset

When implementing an asynchronous load in conjunction with preset, the Altera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2 presets the register, while asserting LABCTRL1 loads the register. The Altera software inverts the signal that drives DATA3 to account for the inversion of the register's output.

Asynchronous Load without Preset or Clear

When implementing an asynchronous load without preset or clear, LABCTRL1 implements the asynchronous load of DATA3 by controlling the register preset and clear.

Column-to-IOE Connections

When an IOE is used as an input, it can drive up to two separate column channels. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by column channels via a multiplexer. The set of column channels is different for each IOE (see Figure 17).

Each IOE is driven by a m-to-1 multiplexer

Column Interconnect

Figure 17. ACEX 1K Column-to-IOE Connections Note (1)

Note:

The values for m and n are shown in Table 9.

Table 9 lists the ACEX 1K column-to-IOE interconnect resources.

Each IOE can drive two column channels.

Table 9. ACEX 1K Column-to-IOE Interconnect Resources							
Device	Channels per Column (n)	Column Channels per Pin (m)					
EP1K10	24	16					
EP1K30	24	16					
EP1K50	24	16					
EP1K100	24	16					

SameFrame Pin-Outs

ACEX 1K devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EP1K10 device in a 256-pin FineLine BGA package to an EP1K100 device in a 484-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board that takes advantage of this migration. Figure 18 shows an example of SameFrame pin-out.

Figure 18. SameFrame Pin-Out Example




Table 10 shows the ACEX 1K device/package combinations that support SameFrame pin-outs for ACEX 1K devices. All FineLine BGA packages support SameFrame pin-outs, providing the flexibility to migrate not only from device to device within the same package, but also from one package to another. The I/O count will vary from device to device.

Table 12.	ClockLock & ClockBoost Parameters for -2	? Speed-Grade De	vices			
Symbol	Parameter	Condition	Min	Тур	Max	Unit
t_R	Input rise time				5	ns
t_{\digamma}	Input fall time				5	ns
t _{INDUTY}	Input duty cycle		40		60	%
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)		25		80	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)		16		40	MHz
f _{CLKDEV}	Input deviation from user specification in the software (1)				25,000	PPM
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)				100	ps
t _{LOCK}	Time required for ClockLock or ClockBoost to acquire lock (3)				10	μs
t _{JITTER}	Jitter on ClockLock or ClockBoost-	$t_{INCLKSTB}$ < 100			250 <i>(4)</i>	ps
	generated clock (4)	t _{INCLKSTB} < 50			200 (4)	ps
toutduty	Duty cycle for ClockLock or ClockBoost- generated clock		40	50	60	%

Notes to tables:

- (1) To implement the ClockLock and ClockBoost circuitry with the Altera software, designers must specify the input frequency. The Altera software tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The f_{CLKDEV} parameter specifies how much the incoming clock can differ from the specified frequency during device operation. Simulation does not reflect this parameter.
- (2) Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock period.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration because the t_{LOCK} value is less than the time required for configuration.
- (4) The t_{IITTER} specification is measured under long-term observation. The maximum value for t_{IITTER} is 200 ps if $t_{INCLKSTB}$ is lower than 50 ps.

I/O Configuration

This section discusses the PCI pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for ACEX 1K devices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera software logic options. The MultiVolt I/O interface is controlled by connecting $V_{\rm CCIO}$ to a different voltage than $V_{\rm CCINT}$. Its effect can be simulated in the Altera software via the **Global Project Device Options** dialog box (Assign menu).

PCI Pull-Up Clamping Diode Option

ACEX 1K devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the $V_{\rm CCIO}$ value and are required for 3.3-V PCI compliance. Clamping diodes can also be used to limit overshoot in other systems.

Clamping diodes are controlled on a pin-by-pin basis. When $V_{\rm CCIO}$ is 3.3 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V signal. When $V_{\rm CCIO}$ is 2.5 V, a pin that has the clamping diode option turned on can be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. Additionally, a clamping diode can be activated for a subset of pins, which allows a device to bridge between a 3.3-V PCI bus and a 5.0-V device.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects only the falling edge of the output.

Open-Drain Output Option

ACEX 1K devices provide an optional open-drain output (electrically equivalent to open-collector output) for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- $\[OR]$ plane.

MultiVolt I/O Interface

The ACEX 1K device architecture supports the MultiVolt I/O interface feature, which allows ACEX 1K devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All ACEX 1K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. ACEX 1K devices can also be configured using the JTAG pins through the ByteBlasterMV or BitBlaster download cable, or via hardware that uses the JamTM Standard Test and Programming Language (STAPL), JEDEC standard JESD-71. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. ACEX 1K devices support the JTAG instructions shown in Table 14.


Table 14. ACEX 1K J	TAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation and permits an initial data pattern to be output at the device pins.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, allowing the BST data to pass synchronously through a selected device to adjacent devices during normal operation.
USERCODE	Selects the user electronic signature (USERCODE) register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	These instructions are used when configuring an ACEX 1K device via JTAG ports using a MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or a Jam File (.jam) or Jam Byte-Code File (.jbc) via an embedded processor.

The instruction register length of ACEX 1K devices is 10 bits. The USERCODE register length in ACEX 1K devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. Tables 15 and 16 show the boundary-scan register length and device IDCODE information for ACEX 1K devices.


Table 15. ACEX 1K Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EP1K10	438					
EP1K30	690					
EP1K50	798					
EP1K100	1,050					

Figure 30. EAB Synchronous Timing Waveforms

EAB Synchronous Read



EAB Synchronous Write (EAB Output Registers Used)



Tables 22 through 26 describe the ACEX 1K device internal timing parameters.

Table 22. LE	Timing Microparameters (Part 1 of 2) Note (1)	
Symbol	Parameter	Conditions
t_{LUT}	LUT delay for data-in	
t _{CLUT}	LUT delay for carry-in	
t _{RLUT}	LUT delay for LE register feedback	
t _{PACKED}	Data-in to packed register delay	
t _{EN}	LE register enable delay	
t _{CICO}	Carry-in to carry-out delay	
t _{CGEN}	Data-in to carry-out delay	
t _{CGENR}	LE register feedback to carry-out delay	

Symbol	Speed Grade							
	-	1	-2		-3			
	Min	Max	Min	Max	Min	Max		
t _{EABDATA1}		1.8		1.9		1.9	ns	
t _{EABDATA2}		0.6		0.7		0.7	ns	
t _{EABWE1}		1.2		1.2		1.2	ns	
t _{EABWE2}		0.4		0.4		0.4	ns	
t _{EABRE1}		0.9		0.9		0.9	ns	
t _{EABRE2}		0.4		0.4		0.4	ns	
t _{EABCLK}		0.0		0.0		0.0	ns	
t _{EABCO}		0.3		0.3		0.3	ns	
t _{EABBYPASS}		0.5		0.6		0.6	ns	
t _{EABSU}	1.0		1.0		1.0		ns	
t _{EABH}	0.5		0.4		0.4		ns	
t _{EABCLR}	0.3		0.3		0.3		ns	
t_{AA}		3.4		3.6		3.6	ns	
t_{WP}	2.7		2.8		2.8		ns	
t_{RP}	1.0		1.0		1.0		ns	
t _{WDSU}	1.0		1.0		1.0		ns	
t _{WDH}	0.1		0.1		0.1		ns	
t _{WASU}	1.8		1.9		1.9		ns	
t _{WAH}	1.9		2.0		2.0		ns	
t _{RASU}	3.1		3.5		3.5		ns	
t _{RAH}	0.2		0.2		0.2		ns	
t_{WO}		2.7		2.8		2.8	ns	
t_{DD}		2.7		2.8		2.8	ns	
t _{EABOUT}		0.5		0.6		0.6	ns	
t _{EABCH}	1.5		2.0		2.0		ns	
t _{EABCL}	2.7		2.8		2.8		ns	

Symbol	Speed Grade							
	_	1	-	-2		3		
	Min	Max	Min	Max	Min	Max		
t _{EABAA}		6.7		7.3		7.3	ns	
t _{EABRCCOMB}	6.7		7.3		7.3		ns	
t _{EABRCREG}	4.7		4.9		4.9		ns	
t _{EABWP}	2.7		2.8		2.8		ns	
t _{EABWCCOMB}	6.4		6.7		6.7		ns	
t _{EABWCREG}	7.4		7.6		7.6		ns	
t _{EABDD}		6.0		6.5		6.5	ns	
t _{EABDATA} CO		0.8		0.9		0.9	ns	
t _{EABDATASU}	1.6		1.7		1.7		ns	
t _{EABDATAH}	0.0		0.0		0.0		ns	
t _{EABWESU}	1.4		1.4		1.4		ns	
t _{EABWEH}	0.1		0.0		0.0		ns	
t _{EABWDSU}	1.6		1.7		1.7		ns	
t _{EABWDH}	0.0		0.0		0.0		ns	
t _{EABWASU}	3.1		3.4		3.4		ns	
t _{EABWAH}	0.6		0.5		0.5		ns	
t _{EABWO}		5.4		5.8		5.8	ns	

Table 37. EP1K3	0 Device LE 1	Timing Micr	oparameters	(Part 2 of .	2) Note	(1)	
Symbol		Unit					
	_	1	-2		-3		
	Min	Max	Min	Max	Min	Max	
t _{COMB}		0.4		0.4		0.6	ns
t_{SU}	0.4		0.6		0.6		ns
t _H	0.7		1.0		1.3		ns
t _{PRE}		0.8		0.9		1.2	ns
t_{CLR}		0.8		0.9		1.2	ns
t _{CH}	2.0		2.5		2.5		ns
t_{CL}	2.0		2.5		2.5		ns

Symbol	Speed Grade							
	-	1	-2		-3			
	Min	Max	Min	Max	Min	Max		
t _{IOD}		2.4		2.8		3.8	ns	
t _{ioc}		0.3		0.4		0.5	ns	
t _{IOCO}		1.0		1.1		1.6	ns	
t _{IOCOMB}		0.0		0.0		0.0	ns	
t _{iosu}	1.2		1.4		1.9		ns	
^t ioн	0.3		0.4		0.5		ns	
t _{IOCLR}		1.0		1.1		1.6	ns	
t _{OD1}		1.9		2.3		3.0	ns	
OD2		1.4		1.8		2.5	ns	
t _{OD3}		4.4		5.2		7.0	ns	
t _{XZ}		2.7		3.1	•	4.3	ns	
t _{ZX1}		2.7		3.1	•	4.3	ns	
t _{ZX2}		2.2		2.6	•	3.8	ns	
tzx3		5.2		6.0		8.3	ns	
INREG		3.4		4.1	•	5.5	ns	
IOFD		0.8		1.3		2.4	ns	
t _{INCOMB}		0.8		1.3		2.4	ns	

Symbol			Speed	Grade			Unit
	-	1	-2		-3		
	Min	Max	Min	Max	Min	Max	
DIN2IOE		1.8		2.4		2.9	ns
t _{DIN2LE}		1.5		1.8		2.4	ns
t _{DIN2DATA}		1.5		1.8		2.2	ns
t _{DCLK2IOE}		2.2		2.6		3.0	ns
t _{DCLK2LE}		1.5		1.8		2.4	ns
t _{SAMELAB}		0.1		0.2		0.3	ns
t _{SAMEROW}		2.0		2.4		2.7	ns
t _{SAME} COLUMN		0.7		1.0		0.8	ns
t _{DIFFROW}		2.7		3.4		3.5	ns
t _{TWOROWS}		4.7		5.8		6.2	ns
LEPERIPH		2.7		3.4		3.8	ns
LABCARRY		0.3		0.4		0.5	ns
t _{LABCASC}		0.8		0.8		1.1	ns

Table 42. EP1K3	0 External Ti	ming Param	eters Not	es (1), (2)			
Symbol			Speed	Grade			Unit
	-1		-	2	-	3	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (3)	2.1		2.5		3.9		ns
t _{INH} (3)	0.0		0.0		0.0		ns
t _{оитсо} (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t _{INSU} (4)	1.1		1.5		-		ns
t _{INH} (4)	0.0		0.0		-		ns
t _{оитсо} (4)	0.5	3.9	0.5	4.9	-	-	ns
t _{PCISU}	3.0		4.2		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.5	-	-	ns

Table 43. EP1K30	External Bio	directional 1	iming Para	meters N	otes (1), (2)		
Symbol			Speed	Grade			Unit
	-1		_	-2		3	
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (3)	2.8		3.9		5.2		ns
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns
t _{INSUBIDIR} (4)	3.8		4.9		-		ns
t _{INHBIDIR} (4)	0.0		0.0		-		ns
toutcobidir (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns
t _{XZBIDIR} (3)		6.1		7.5		9.7	ns
t _{ZXBIDIR} (3)		6.1		7.5		9.7	ns
toutcobidir (4)	0.5	3.9	0.5	4.9	-	-	ns
t _{XZBIDIR} (4)		5.1		6.5		-	ns
t _{ZXBIDIR} (4)		5.1		6.5		_	ns

Notes to tables:

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 44 through 50 show EP1K50 device external timing parameters.

Symbol		Speed Grade								
	-1		-2		-3					
	Min	Max	Min	Max	Min	Max				
t_{LUT}		0.6		0.8		1.1	ns			
t _{CLUT}		0.5		0.6		0.8	ns			
t _{RLUT}		0.6		0.7		0.9	ns			
t _{PACKED}		0.2		0.3		0.4	ns			
t_{EN}		0.6		0.7		0.9	ns			
t _{CICO}		0.1		0.1		0.1	ns			
t _{CGEN}		0.4		0.5		0.6	ns			
t _{CGENR}		0.1		0.1		0.1	ns			
CASC		0.5		0.8		1.0	ns			
$t_{\rm C}$		0.5		0.6		0.8	ns			

Symbol		Speed Grade							
	-1		-:	-2		3			
	Min	Max	Min	Max	Min	Max			
t_{CO}		0.6		0.6		0.7	ns		
t _{COMB}		0.3		0.4		0.5	ns		
t _{SU}	0.5		0.6		0.7		ns		
t_H	0.5		0.6		0.8		ns		
t _{PRE}		0.4		0.5		0.7	ns		
t _{CLR}		0.8		1.0		1.2	ns		
t _{CH}	2.0		2.5		3.0		ns		
t_{CL}	2.0		2.5		3.0		ns		

Symbol			Speed	Grade			Unit
•	_	1	-	2	_	3	
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.3		1.3		1.9	ns
t _{IOC}		0.3		0.4		0.4	ns
t _{IOCO}		1.7		2.1		2.6	ns
t _{IOCOMB}		0.5		0.6		0.8	ns
t _{IOSU}	0.8		1.0		1.3		ns
t _{IOH}	0.4		0.5		0.6		ns
t _{IOCLR}		0.2		0.2		0.4	ns
t _{OD1}		1.2		1.2		1.9	ns
t _{OD2}		0.7		0.8		1.7	ns
t _{OD3}		2.7		3.0		4.3	ns
t_{XZ}		4.7		5.7		7.5	ns
t_{ZX1}		4.7		5.7		7.5	ns
t_{ZX2}		4.2		5.3		7.3	ns
t_{ZX3}		6.2		7.5		9.9	ns
t _{INREG}		3.5		4.2		5.6	ns
t _{IOFD}		1.1		1.3		1.8	ns
t _{INCOMB}		1.1		1.3		1.8	ns

Symbol			Speed	Grade			Unit
	-	1	-2		-	3	
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.1		3.7		4.6	ns
t _{DIN2LE}		1.7		2.1		2.7	ns
t _{DIN2DATA}		2.7		3.1		5.1	ns
t _{DCLK2IOE}		1.6		1.9		2.6	ns
t _{DCLK2LE}		1.7		2.1		2.7	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		1.5		1.7		2.4	ns
t _{SAME} COLUMN		1.0		1.3		2.1	ns
t _{DIFFROW}		2.5		3.0		4.5	ns
t _{TWOROWS}		4.0		4.7		6.9	ns
t _{LEPERIPH}		2.6		2.9		3.4	ns
t _{LABCARRY}		0.1		0.2		0.2	ns
LABCASC		0.8		1.0		1.3	ns

Table 49. EP1K50	External Til	ming Param	eters No.	te (1)			
Symbol			Speed	Grade			Unit
	-	1	-	2	-	3	
	Min	Max	Min	Max	Min	Max	
t _{DRR}		8.0		9.5		12.5	ns
t _{INSU} (2)	2.4		2.9		3.9		ns
t _{INH} (2)	0.0		0.0		0.0		ns
t _{оитсо} (2)	2.0	4.3	2.0	5.2	2.0	7.3	ns
t _{INSU} (3)	2.4		2.9		-		ns
t _{INH} (3)	0.0		0.0		-		ns
t _{оитсо} (3)	0.5	3.3	0.5	4.1	-	-	ns
t _{PCISU}	2.4		2.9		-		ns
t _{PCIH}	0.0		0.0		-		ns
t _{PCICO}	2.0	6.0	2.0	7.7	-	-	ns

Symbol	Speed Grade								
	-1		-2		-3				
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (2)	2.7		3.2		4.3		ns		
t _{INHBIDIR} (2)	0.0		0.0		0.0		ns		
t _{INSUBIDIR} (3)	3.7		4.2		-		ns		
t _{INHBIDIR} (3)	0.0		0.0		_		ns		
t _{OUTCOBIDIR} (2)	2.0	4.5	2.0	5.2	2.0	7.3	ns		
t _{XZBIDIR} (2)		6.8		7.8		10.1	ns		
t _{ZXBIDIR} (2)		6.8		7.8		10.1	ns		
toutcobidir (3)	0.5	3.5	0.5	4.2	=	-			
t _{XZBIDIR} (3)		6.8		8.4		-	ns		
t _{ZXBIDIR} (3)		6.8		8.4	•	-	ns		

Notes to tables:

- All timing parameters are described in Tables 22 through 29. This parameter is measured without use of the ClockLock or ClockBoost circuits. (2)
- This parameter is measured with use of the ClockLock or ClockBoost circuits (3)

Tables 51 through 57 show EP1K100 device internal and external timing parameters.

Symbol			Speed	Grade			Unit
	-	1	-	2	-	3	
	Min	Max	Min	Max	Min	Max	
t_{LUT}		0.7		1.0		1.5	ns
t _{CLUT}		0.5		0.7		0.9	ns
t _{RLUT}		0.6		0.8		1.1	ns
t _{PACKED}		0.3		0.4		0.5	ns
t _{EN}		0.2		0.3		0.3	ns
t _{CICO}		0.1		0.1		0.2	ns
t _{CGEN}		0.4		0.5		0.7	ns
t _{CGENR}		0.1		0.1		0.2	ns
t _{CASC}		0.6		0.9		1.2	ns
$t_{\mathbb{C}}$		0.8		1.0		1.4	ns
t_{CO}		0.6		0.8		1.1	ns
t _{COMB}		0.4		0.5		0.7	ns
t _{SU}	0.4		0.6		0.7		ns
t _H	0.5		0.7		0.9		ns
t _{PRE}		0.8		1.0		1.4	ns
t _{CLR}		0.8		1.0		1.4	ns
t _{CH}	1.5		2.0		2.5		ns
t_{CL}	1.5		2.0		2.5		ns

Symbol			Speed	Grade			Unit
	_	1	-	2	-	3	
	Min	Max	Min	Max	Min	Max	
t_{IOD}		1.7		2.0		2.6	ns
t _{IOC}		0.0		0.0		0.0	ns
t _{IOCO}		1.4		1.6		2.1	ns
t _{IOCOMB}		0.5		0.7		0.9	ns
t _{IOSU}	0.8		1.0		1.3		ns
t _{IOH}	0.7		0.9		1.2		ns
t _{IOCLR}		0.5		0.7		0.9	ns
t _{OD1}		3.0		4.2		5.6	ns
t _{OD2}		3.0		4.2		5.6	ns
t _{OD3}		4.0		5.5		7.3	ns
t_{XZ}		3.5		4.6		6.1	ns
t_{ZX1}		3.5		4.6		6.1	ns
t_{ZX2}		3.5		4.6		6.1	ns
t_{ZX3}		4.5		5.9		7.8	ns
t _{INREG}		2.0		2.6		3.5	ns
t _{IOFD}		0.5		0.8		1.2	ns
t _{INCOMB}		0.5		0.8		1.2	ns

Symbol			Speed	Grade			Unit
	_	1	-	2	-	3	
	Min	Max	Min	Max	Min	Max	
t _{EABAA}		5.9		7.6		9.9	ns
t _{EABRCOMB}	5.9		7.6		9.9		ns
t _{EABRCREG}	5.1		6.5		8.5		ns
t _{EABWP}	2.7		3.5		4.7		ns
t _{EABWCOMB}	5.9		7.7		10.3		ns
t _{EABWCREG}	5.4		7.0		9.4		ns
t _{EABDD}		3.4		4.5		5.9	ns
t _{EABDATA} CO		0.5		0.7		0.8	ns
t _{EABDATASU}	0.8		1.0		1.4		ns
t _{EABDATAH}	0.1		0.1		0.2		ns
t _{EABWESU}	1.1		1.4		1.9		ns
t _{EABWEH}	0.0		0.0		0.0		ns
t _{EABWDSU}	1.0		1.3		1.7		ns
t _{EABWDH}	0.2		0.2		0.3		ns
t _{EABWASU}	4.1		5.2		6.8		ns
t _{EABWAH}	0.0		0.0		0.0		ns
t _{EABWO}		3.4		4.5		5.9	ns