

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	186
Number of Gates	199000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k50fc256-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



For more information on the configuration of ACEX 1K devices, see the following documents:

- Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet
- MasterBlaster Serial/USB Communications Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet

ACEX 1K devices are supported by Altera development systems, which are integrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development system includes DesignWare functions that are optimized for the ACEX 1K device architecture.

The Altera development systems run on Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description

Each ACEX 1K device contains an enhanced embedded array that implements memory and specialized logic functions, and a logic array that implements general logic.

The embedded array consists of a series of EABs. When implementing memory functions, each EAB provides 4,096 bits, which can be used to create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions.


The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect. An LE consists of a 4-input LUT, a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic—such as 8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents about 96 usable logic gates.

Signal interconnections within ACEX 1K devices (as well as to and from device pins) are provided by the FastTrack Interconnect routing structure, which is a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect routing structure. Each IOE contains a bidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. As inputs, they provide setup times as low as 1.1 ns and hold times of 0 ns. As outputs, these registers provide clock-to-output times as low as 2.5 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs.

Figure 1 shows a block diagram of the ACEX 1K device architecture. Each group of LEs is combined into an LAB; groups of LABs are arranged into rows and columns. Each row also contains a single EAB. The LABs and EABs are interconnected by the FastTrack Interconnect routing structure. IOEs are located at the end of each row and column of the FastTrack Interconnect routing structure.

Figure 7. ACEX 1K LAB



Notes:

- (1) EP1K10, EP1K30, and EP1K50 devices have 22 inputs to the LAB local interconnect channel from the row; EP1K100 devices have 26.
- (2) EP1K10, EP1K30, and EP1K50 devices have 30 LAB local interconnect channels; EP1K100 devices have 34.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the ACEX 1K architecture, has a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure. Figure 8 shows the ACEX 1K LE.




Figure 9. ACEX 1K Carry Chain Operation (n-Bit Full Adder)


Cascade Chain

With the cascade chain, the ACEX 1K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. With a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EP1K50 device, the cascade chain stops at the eighteenth LAB, and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 1.3 ns; the cascade chain delay is 0.6 ns. With the cascade chain, decoding a 16-bit address requires 3.1 ns.

Figure 10. ACEX 1K Cascade Chain Operation



Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used to drive both the local interconnect and the FastTrack Interconnect routing structure at the same time.

The LUT and the register in the LE can be used independently (register packing). To support register packing, the LE has two outputs; one drives the local interconnect, and the other drives the FastTrack Interconnect routing structure. The DATA4 signal can drive the register directly, allowing the LUT to compute a function that is independent of the registered signal; a 3-input function can be computed in the LUT, and a fourth independent signal can be registered. Alternatively, a 4-input function can be generated, and one of the inputs to this function can be used to drive the register. The register in a packed LE can still use the clock enable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect routing structure while the LUT drives the local interconnect, or vice versa.

Arithmetic Mode

The arithmetic mode offers two 3-input LUTs that are ideal for implementing adders, accumulators, and comparators. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 11, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, in an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Up/Down Counter Mode

The up/down counter mode offers counter enable, clock enable, synchronous up/down control, and data loading options. These control signals are generated by the data inputs from the LAB local interconnect, the carry-in signal, and output feedback from the programmable register. Two 3-input LUTs are used; one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources.




Figure 13. ACEX 1K LAB Connections to Row & Column Interconnect

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Table 7 lists the sources for each peripheral control signal and shows how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. Table 7 also shows the rows that can drive global signals.

Table 7. Peripheral Bus Sources for ACEX Devices											
Peripheral Control Signal	EP1K10	EP1K30	EP1K50	EP1K100							
OE0	Row A	Row A	Row A	Row A							
OE1	Row A	Row B	Row B	Row C							
OE2	Row B	Row C	Row D	Row E							
OE3	Row B	Row D	Row F	Row L							
OE4	Row C	Row E	Row H	Row I							
OE5	Row C	Row F	Row J	Row K							
CLKENAO/CLKO/GLOBALO	Row A	Row A	Row A	Row F							
CLKENA1/OE6/GLOBAL1	Row A	Row B	Row C	Row D							
CLKENA2/CLR0	Row B	Row C	Row E	Row B							
CLKENA3/OE7/GLOBAL2	Row B	Row D	Row G	Row H							
CLKENA4/CLR1	Row C	Row E	Row I	Row J							
CLKENA5/CLK1/GLOBAL3	Row C	Row F	Row J	Row G							

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code>. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-high pin that can be used to tri-state all pins on the device. This option can be set in the Altera software. The built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

SameFrame Pin-Outs

ACEX 1K devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EP1K10 device in a 256-pin FineLine BGA package to an EP1K100 device in a 484-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to lay out a board that takes advantage of this migration. Figure 18 shows an example of SameFrame pin-out.

Figure 18. SameFrame Pin-Out Example





Table 10 shows the ACEX 1K device/package combinations that support SameFrame pin-outs for ACEX 1K devices. All FineLine BGA packages support SameFrame pin-outs, providing the flexibility to migrate not only from device to device within the same package, but also from one package to another. The I/O count will vary from device to device.

For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the ACEX 1K device. However, when both circuits are used, the other clock pin cannot be used.

ClockLock & ClockBoost Timing Parameters

For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. Figure 19 shows the incoming and generated clock specifications.

Figure 19. Specifications for the Incoming & Generated Clocks Note (1)



Note:

(1) The $\mathbf{t_I}$ parameter refers to the nominal input clock period; the $\mathbf{t_O}$ parameter refers to the nominal output clock period.

Table 16. 32-Bit IL	Table 16. 32-Bit IDCODE for ACEX 1K DevicesNote (1)										
Device IDCODE (32 Bits)											
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)							
EP1K10	0001	0001 0000 0001 0000	00001101110	1							
EP1K30	0001	0001 0000 0011 0000	00001101110	1							
EP1K50	0001	0001 0000 0101 0000	00001101110	1							
EP1K100	0010	0000 0001 0000 0000	00001101110	1							

Notes to tables:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

ACEX 1K devices include weak pull-up resistors on the JTAG pins.



For more information, see the following documents:

- Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- Jam Programming & Test Language Specification

Figure 20 shows the timing requirements for the JTAG signals.

Table 19	Table 19. ACEX 1K Device Recommended Operating Conditions											
Symbol	Parameter	Conditions	Min	Max	Unit							
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	2.375 (2.375)	2.625 (2.625)	V							
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V							
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V							
V _I	Input voltage	(2), (5)	-0.5	5.75	V							
Vo	Output voltage		0	V _{CCIO}	V							
T _A	Ambient temperature	Commercial range	0	70	° C							
		Industrial range	-40	85	۰C							
T _J	Junction temperature	Commercial range	0	85	۰C							
		Industrial range	-40	100	۰C							
		Extended range	-40	125	° C							
t _R	Input rise time			40	ns							
t _F	Input fall time			40	ns							

Table 2	Table 20. ACEX 1K Device DC Operating Conditions (Part 1 of 2) Notes (6), (7)											
Symbol	Parameter	Conditions	Min	Тур	Max	Unit						
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} (8)		5.75	V						
V _{IL}	Low-level input voltage		-0.5		0.8, 0.3 × V _{CCIO} (8)	V						
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	2.4			V						
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ V } (9)$	V _{CCIO} - 0.2			V						
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (9)	0.9 ׆V _{CCIO}			V						
	2.5-V high-level output voltage	$I_{OH} = -0.1 \text{ mA DC},$ $V_{CCIO} = 2.375 \text{ V } (9)$	2.1			V						
		$I_{OH} = -1 \text{ mA DC},$ $V_{CCIO} = 2.375 \text{ V } (9)$	2.0			V						
		$I_{OH} = -2 \text{ mA DC},$ $V_{CCIO} = 2.375 \text{ V } (9)$	1.7			V						

Table 2	0. ACEX 1K Device DC Operatii	ng Conditions (Part 2 of a	2) Notes (6	6), (7)		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL}	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (10)			0.45	V
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (10)			0.2	V
	3.3-V low-level PCI output voltage	I_{OL} = 1.5 mA DC, V_{CCIO} = 3.00 to 3.60 V (10)			0.1 × V _{CCIO}	V
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.375 V (10)			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.375 V (10)			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.375 V (10)			0.7	V
I _I	Input pin leakage current	$V_1 = 5.3 \text{ to } -0.3 \text{ V } (11)$	-10		10	μΑ
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = 5.3 \text{ to } -0.3 \text{ V } (11)$	-10		10	μΑ
I _{CC0}	V _{CC} supply current (standby)	V _I = ground, no load, no toggling inputs		5		mA
		V _I = ground, no load, no toggling inputs (12)		10		mA
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V (13)	20		50	kΩ
	resistor before and during configuration	V _{CCIO} = 2.375 V (13)	30		80	kΩ




Figure 23. Output Drive Characteristics of ACEX 1K Devices

Timing Model

The continuous, high-performance FastTrack Interconnect routing resources ensure accurate simulation and timing analysis as well as predictable performance. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and, therefore, have an unpredictable performance.


Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay (t_{CO})
- Interconnect delay (*t_{SAMEROW}*)
- LE look-up table delay (t_{LUT})
- LE register setup time (t_{SI})

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.


Figure 28. Synchronous Bidirectional Pin External Timing Model



Tables 29 and 30 show the asynchronous and synchronous timing waveforms, respectively, for the EAB macroparameters in Table 24.

Figure 29. EAB Asynchronous Timing Waveforms





EAB Asynchronous Write




Table 26. Inte	erconnect Timing Microparameters Note (1)						
Symbol							
t _{DIN2IOE}							
t _{DIN2LE}	Delay from dedicated input pin to LE or EAB control input	(7)					
t _{DIN2DATA}	Delay from dedicated input or clock to LE or EAB data	(7)					
t _{DCLK2IOE}	Delay from dedicated clock pin to IOE clock	(7)					
t _{DCLK2LE}	Delay from dedicated clock pin to LE or EAB clock	(7)					
t _{SAMELAB}	Routing delay for an LE driving another LE in the same LAB	(7)					
t _{SAMEROW}	Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the same row	(7)					
t _{SAME} COLUMN	Routing delay for an LE driving an IOE in the same column	(7)					
t _{DIFFROW}	Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different row	(7)					
t _{TWOROWS}	Routing delay for a row IOE or EAB driving an LE or EAB in a different row	(7)					
t _{LEPERIPH}	Routing delay for an LE driving a control signal of an IOE via the peripheral control bus	(7)					
t _{LABCARRY}	Routing delay for the carry-out signal of an LE driving the carry-in signal of a different LE in a different LAB						
t _{LABCASC}	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB						

Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be measured explicitly.
- Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial and extended use in ACEX 1K devices
- Operating conditions: $V_{CCIO} = 2.5 \text{ V} \pm 5\%$ for commercial or industrial and extended use in ACEX 1K devices. Operating conditions: $V_{CCIO} = 2.5 \text{ V} \text{ or } 3.3 \text{ V}$. (3)
- (4)
- Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.
- EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; these parameters are calculated by summing selected microparameters.
- These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

Symbol		Speed Grade								
	_	1	-2		-3					
	Min	Max	Min	Max	Min	Max				
t _{EABAA}		6.7		7.3		7.3	ns			
t _{EABRCCOMB}	6.7		7.3		7.3		ns			
t _{EABRCREG}	4.7		4.9		4.9		ns			
t _{EABWP}	2.7		2.8		2.8		ns			
t _{EABWCCOMB}	6.4		6.7		6.7		ns			
t _{EABWCREG}	7.4		7.6		7.6		ns			
t _{EABDD}		6.0		6.5		6.5	ns			
t _{EABDATA} CO		0.8		0.9		0.9	ns			
t _{EABDATASU}	1.6		1.7		1.7		ns			
t _{EABDATAH}	0.0		0.0		0.0		ns			
t _{EABWESU}	1.4		1.4		1.4		ns			
t _{EABWEH}	0.1		0.0		0.0		ns			
t _{EABWDSU}	1.6		1.7		1.7		ns			
t _{EABWDH}	0.0		0.0		0.0		ns			
t _{EABWASU}	3.1		3.4		3.4		ns			
t _{EABWAH}	0.6		0.5		0.5		ns			
t _{EABWO}		5.4		5.8		5.8	ns			

Table 43. EP1K30 External Bidirectional Timing Parameters Notes (1), (2)									
Symbol		Unit							
	_	1	-	2	_	3			
	Min	Max	Min	Max	Min	Max			
t _{INSUBIDIR} (3)	2.8		3.9		5.2		ns		
t _{INHBIDIR} (3)	0.0		0.0		0.0		ns		
t _{INSUBIDIR} (4)	3.8		4.9		-		ns		
t _{INHBIDIR} (4)	0.0		0.0		-		ns		
toutcobidir (3)	2.0	4.9	2.0	5.9	2.0	7.6	ns		
t _{XZBIDIR} (3)		6.1		7.5		9.7	ns		
t _{ZXBIDIR} (3)		6.1		7.5		9.7	ns		
toutcobidir (4)	0.5	3.9	0.5	4.9	-	-	ns		
t _{XZBIDIR} (4)		5.1		6.5		-	ns		
t _{ZXBIDIR} (4)		5.1		6.5		_	ns		

Notes to tables:

- (1) All timing parameters are described in Tables 22 through 29 in this data sheet.
- (2) These parameters are specified by characterization.
- (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits.
- (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits.

Tables 44 through 50 show EP1K50 device external timing parameters.

Symbol			Speed	Grade			Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t_{LUT}		0.6		0.8		1.1	ns
t _{CLUT}		0.5		0.6		0.8	ns
t _{RLUT}		0.6		0.7		0.9	ns
t _{PACKED}		0.2		0.3		0.4	ns
t_{EN}		0.6		0.7		0.9	ns
t _{CICO}		0.1		0.1		0.1	ns
t _{CGEN}		0.4		0.5		0.6	ns
t _{CGENR}		0.1		0.1		0.1	ns
CASC		0.5		0.8		1.0	ns
$t_{\rm C}$		0.5		0.6		0.8	ns

Symbol			Speed	Grade			Unit
	-	-1		-2		3	
	Min	Max	Min	Max	Min	Max	
t _{DIN2IOE}		3.1		3.6		4.4	ns
t _{DIN2LE}		0.3		0.4		0.5	ns
t _{DIN2DATA}		1.6		1.8		2.0	ns
t _{DCLK2IOE}		0.8		1.1		1.4	ns
t _{DCLK2LE}		0.3		0.4		0.5	ns
t _{SAMELAB}		0.1		0.1		0.2	ns
t _{SAMEROW}		1.5		2.5		3.4	ns
t _{SAME} COLUMN		0.4		1.0		1.6	ns
t _{DIFFROW}		1.9		3.5		5.0	ns
t _{TWOROWS}		3.4		6.0		8.4	ns
t _{LEPERIPH}		4.3		5.4		6.5	ns
t _{LABCARRY}		0.5		0.7		0.9	ns
t _{LABCASC}		0.8		1.0		1.4	ns

Table 56. EP1K10	Table 56. EP1K100 External Timing Parameters Notes (1), (2)											
Symbol		Unit										
	-1 -2 -3											
	Min	Max	Min	Max	Min	Max						
t _{DRR}		9.0		12.0		16.0	ns					
t _{INSU} (3)	2.0		2.5		3.3		ns					
t _{INH} (3)	0.0		0.0		0.0		ns					
t _{оитсо} (3)	2.0	5.2	2.0	6.9	2.0	9.1	ns					
t _{INSU} (4)	2.0		2.2		-		ns					
t _{INH} (4)	0.0		0.0		ı		ns					
t _{OUTCO} (4)	0.5	3.0	0.5	4.6	-	-	ns					
t _{PCISU}	3.0		6.2		-		ns					
t _{PCIH}	0.0		0.0		-		ns					
t _{PCICO}	2.0	6.0	2.0	6.9	-	-	ns					