



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	360
Number of Logic Elements/Cells	2880
Total RAM Bits	40960
Number of I/O	186
Number of Gates	199000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1k50fi256-2aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# ...and More Features

- -1 speed grade devices are compliant with *PCI Local Bus Specification, Revision 2.2* for 5.0-V operation
- Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming additional device logic.
- Operate with a 2.5-V internal supply voltage
- In-circuit reconfigurability (ICR) via external configuration devices, intelligent controller, or JTAG port
- ClockLock™ and ClockBoost™ options for reduced clock delay, clock skew, and clock multiplication
- Built-in, low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration


#### ■ Flexible interconnect

- FastTrack® Interconnect continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals

### Powerful I/O pins

- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V<sub>CCIO</sub> user-selectable on a pin-by-pin basis
- Supports hot-socketing

Figure 7. ACEX 1K LAB



#### Notes:

- (1) EP1K10, EP1K30, and EP1K50 devices have 22 inputs to the LAB local interconnect channel from the row; EP1K100 devices have 26.
- (2) EP1K10, EP1K30, and EP1K50 devices have 30 LAB local interconnect channels; EP1K100 devices have 34.

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

# Logic Element

The LE, the smallest unit of logic in the ACEX 1K architecture, has a compact size that provides efficient logic utilization. Each LE contains a 4-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure. Figure 8 shows the ACEX 1K LE.

#### Cascade Chain

With the cascade chain, the ACEX 1K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. With a delay as low as 0.6 ns per LE, each additional LE provides four more inputs to the effective width of a function. Cascade chain logic can be created automatically by the compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than eight bits are implemented automatically by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first LAB in a row cascades to the first LE of the third LAB). The cascade chain does not cross the center of the row (e.g., in the EP1K50 device, the cascade chain stops at the eighteenth LAB, and a new one begins at the nineteenth LAB). This break is due to the EAB's placement in the middle of the row.

Figure 10 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. These examples show functions of 4n variables implemented with n LEs. The LE delay is 1.3 ns; the cascade chain delay is 0.6 ns. With the cascade chain, decoding a 16-bit address requires 3.1 ns.

Figure 10. ACEX 1K Cascade Chain Operation






Figure 11. ACEX 1K LE Operating Modes


### **Normal Mode**




#### **Arithmetic Mode**



## **Up/Down Counter Mode**



#### **Clearable Counter Mode**



On all ACEX 1K devices, the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time. This feature is used to reduce setup time for complex pin-to-register paths (e.g., PCI designs).

Each IOE selects the clock, clear, clock enable, and output enable controls from a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal skew across devices and provides up to 12 peripheral control signals that can be allocated as follows:

- Up to eight output enable signals
- Up to six clock enable signals
- Up to two clock signals
- Up to two clear signals

If more than six clock-enable or eight output-enable signals are required, each IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals available on the peripheral control bus, each IOE can use one of two dedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. In addition, a LE in a different row can drive a column interconnect, which causes a row interconnect to drive the peripheral control signal. The chipwide reset signal resets all IOE registers, overriding any other control signals.

When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. All IOEs must use the same sense of the clock. For example, if any IOE uses the inverted clock, all IOEs must use the inverted clock, and no IOE can use the non-inverted clock. However, LEs can still use the true or complement of the clock on an LAB-by-LAB basis.

The incoming signal may be inverted at the dedicated clock pin and will drive all IOEs. For the true and complement of a clock to be used to drive IOEs, drive it into both global clock pins. One global clock pin will supply the true, and the other will supply the complement.

When the true and complement of a dedicated input drives IOE clocks, two signals on the peripheral control bus are consumed, one for each sense of the clock.

When dedicated inputs drive non-inverted and inverted peripheral clears, clock enables, and output enables, two signals on the peripheral control bus will be used.

Table 7 lists the sources for each peripheral control signal and shows how the output enable, clock enable, clock, and clear signals share 12 peripheral control signals. Table 7 also shows the rows that can drive global signals.

Table 7. Peripheral Bus Sources for ACEX Devices							
Peripheral Control Signal	EP1K10	EP1K30	EP1K50	EP1K100			
OE0	Row A	Row A	Row A	Row A			
OE1	Row A	Row B	Row B	Row C			
OE2	Row B	Row C	Row D	Row E			
OE3	Row B	Row D	Row F	Row L			
OE4	Row C	Row E	Row H	Row I			
OE5	Row C	Row F	Row J	Row K			
CLKENAO/CLKO/GLOBALO	Row A	Row A	Row A	Row F			
CLKENA1/OE6/GLOBAL1	Row A	Row B	Row C	Row D			
CLKENA2/CLR0	Row B	Row C	Row E	Row B			
CLKENA3/OE7/GLOBAL2	Row B	Row D	Row G	Row H			
CLKENA4/CLR1	Row C	Row E	Row I	Row J			
CLKENA5/CLK1/GLOBAL3	Row C	Row F	Row J	Row G			

Signals on the peripheral control bus can also drive the four global signals, referred to as <code>GLOBALO</code> through <code>GLOBALO</code>. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-high pin that can be used to tri-state all pins on the device. This option can be set in the Altera software. The built-in I/O pin pull-up resistors (which are active during configuration) are active when the chip-wide output enable pin is asserted. The registers in the IOE can also be reset by the chip-wide reset pin.

#### Column-to-IOE Connections

When an IOE is used as an input, it can drive up to two separate column channels. When an IOE is used as an output, the signal is driven by a multiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by column channels via a multiplexer. The set of column channels is different for each IOE (see Figure 17).

Each IOE is driven by a m-to-1 multiplexer

Column Interconnect

Figure 17. ACEX 1K Column-to-IOE Connections Note (1)

# Note:

The values for m and n are shown in Table 9.

Table 9 lists the ACEX 1K column-to-IOE interconnect resources.

Each IOE can drive two column channels.

Table 9. ACEX 1K	e 9. ACEX 1K Column-to-IOE Interconnect Resources				
Device	Channels per Column (n)	Column Channels per Pin (m)			
EP1K10	24	16			
EP1K30	24	16			
EP1K50	24	16			
EP1K100	24	16			



For more information, search for "SameFrame" in MAX+PLUS II Help.

Table 10. ACEX 1	Table 10. ACEX 1K SameFrame Pin-Out Support						
Device	256-Pin FineLine BGA	484-Pin FineLine BGA					
EP1K10	✓	(1)					
EP1K30	✓	(1)					
EP1K50	✓	✓					
EP1K100	✓	✓					

#### Note:

 This option is supported with a 256-pin FineLine BGA package and SameFrame migration.

# ClockLock & ClockBoost Features

To support high-speed designs, -1 and -2 speed grade ACEX 1K devices offer ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) that is used to increase design speed and reduce resource usage. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply that clock on-device. Combined, the ClockLock and ClockBoost features provide significant improvements in system performance and bandwidth.


The ClockLock and ClockBoost features in ACEX 1K devices are enabled through the Altera software. External devices are not required to use these features. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins.

The ClockLock and ClockBoost circuitry lock onto the rising edge of the incoming clock. The circuit output can drive the clock inputs of registers only; the generated clock cannot be gated or inverted.


The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.

Figure 30. EAB Synchronous Timing Waveforms

## **EAB Synchronous Read**



## EAB Synchronous Write (EAB Output Registers Used)



Tables 22 through 26 describe the ACEX 1K device internal timing parameters.

Table 22. LE	Timing Microparameters (Part 1 of 2) Note (1)	
Symbol	Parameter	Conditions
$t_{LUT}$	LUT delay for data-in	
t <sub>CLUT</sub>	LUT delay for carry-in	
t <sub>RLUT</sub>	LUT delay for LE register feedback	
t <sub>PACKED</sub>	Data-in to packed register delay	
t <sub>EN</sub>	LE register enable delay	
t <sub>CICO</sub>	Carry-in to carry-out delay	
t <sub>CGEN</sub>	Data-in to carry-out delay	
t <sub>CGENR</sub>	LE register feedback to carry-out delay	

Table 22. LE	Timing Microparameters (Part 2 of 2) Note (1)	
Symbol	Parameter	Conditions
t <sub>CASC</sub>	Cascade-in to cascade-out delay	
$t_{C}$	LE register control signal delay	
$t_{CO}$	LE register clock-to-output delay	
t <sub>COMB</sub>	Combinatorial delay	
t <sub>SU</sub>	LE register setup time for data and enable signals before clock; LE register recovery time after asynchronous clear, preset, or load	
$t_H$	LE register hold time for data and enable signals after clock	
t <sub>PRE</sub>	LE register preset delay	
t <sub>CLR</sub>	LE register clear delay	
t <sub>CH</sub>	Minimum clock high time from clock pin	
$t_{CL}$	Minimum clock low time from clock pin	

Table 23. 10	E Timing Microparameters Note (1)	
Symbol	Parameter	Conditions
$t_{IOD}$	IOE data delay	
$t_{IOC}$	IOE register control signal delay	
t <sub>IOCO</sub>	IOE register clock-to-output delay	
t <sub>IOCOMB</sub>	IOE combinatorial delay	
t <sub>IOSU</sub>	IOE register setup time for data and enable signals before clock; IOE register recovery time after asynchronous clear	
t <sub>IOH</sub>	IOE register hold time for data and enable signals after clock	
t <sub>IOCLR</sub>	IOE register clear time	
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off, V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (2)
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off, V <sub>CCIO</sub> = 2.5 V	C1 = 35 pF (3)
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)
$t_{XZ}$	IOE output buffer disable delay	
$t_{ZX1}$	IOE output buffer enable delay, slow slew rate = off, V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF (2)
$t_{ZX2}$	IOE output buffer enable delay, slow slew rate = off, V <sub>CCIO</sub> = 2.5 V	C1 = 35 pF (3)
t <sub>ZX3</sub>	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)
t <sub>INREG</sub>	IOE input pad and buffer to IOE register delay	
t <sub>IOFD</sub>	IOE register feedback delay	
t <sub>INCOMB</sub>	IOE input pad and buffer to FastTrack Interconnect delay	

Tables 30 through 36 show EP1K10 device internal and external timing parameters.

Symbol	Speed Grade							
	-	1	-	-2		3		
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		0.7		0.8		1.1	ns	
t <sub>CLUT</sub>		0.5		0.6		0.8	ns	
t <sub>RLUT</sub>		0.6		0.7		1.0	ns	
t <sub>PACKED</sub>		0.4		0.4		0.5	ns	
t <sub>EN</sub>		0.9		1.0		1.3	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	
t <sub>CGENR</sub>		0.1		0.1		0.2	ns	
t <sub>CASC</sub>		0.7		0.9		1.1	ns	
$t_C$		1.1		1.3		1.7	ns	
$t_{CO}$		0.5		0.7		0.9	ns	
t <sub>COMB</sub>		0.4		0.5		0.7	ns	
t <sub>SU</sub>	0.7		0.8		1.0		ns	
t <sub>H</sub>	0.9		1.0		1.1		ns	
t <sub>PRE</sub>		0.8		1.0		1.4	ns	
t <sub>CLR</sub>		0.9		1.0		1.4	ns	
t <sub>CH</sub>	2.0		2.5		2.5		ns	
$t_{CL}$	2.0		2.5		2.5		ns	

Symbol	Speed Grade							
	_	1	-	2	-3			
	Min	Max	Min	Max	Min	Max		
t <sub>EABAA</sub>		6.7		7.3		7.3	ns	
t <sub>EABRCCOMB</sub>	6.7		7.3		7.3		ns	
t <sub>EABRCREG</sub>	4.7		4.9		4.9		ns	
t <sub>EABWP</sub>	2.7		2.8		2.8		ns	
t <sub>EABWCCOMB</sub>	6.4		6.7		6.7		ns	
t <sub>EABWCREG</sub>	7.4		7.6		7.6		ns	
t <sub>EABDD</sub>		6.0		6.5		6.5	ns	
t <sub>EABDATA</sub> CO		0.8		0.9		0.9	ns	
t <sub>EABDATASU</sub>	1.6		1.7		1.7		ns	
t <sub>EABDATAH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWESU</sub>	1.4		1.4		1.4		ns	
t <sub>EABWEH</sub>	0.1		0.0		0.0		ns	
t <sub>EABWDSU</sub>	1.6		1.7		1.7		ns	
t <sub>EABWDH</sub>	0.0		0.0		0.0		ns	
t <sub>EABWASU</sub>	3.1		3.4		3.4		ns	
t <sub>EABWAH</sub>	0.6		0.5		0.5		ns	
t <sub>EABWO</sub>		5.4		5.8		5.8	ns	

Table 37. EP1K3	0 Device LE 1	Timing Micr	oparameters	(Part 2 of .	<b>2)</b> Note	(1)	
Symbol		Unit					
	_	1	-	2 -		-3	
	Min	Max	Min	Max	Min	Max	
t <sub>COMB</sub>		0.4		0.4		0.6	ns
$t_{SU}$	0.4		0.6		0.6		ns
t <sub>H</sub>	0.7		1.0		1.3		ns
t <sub>PRE</sub>		0.8		0.9		1.2	ns
$t_{CLR}$		0.8		0.9		1.2	ns
t <sub>CH</sub>	2.0		2.5		2.5		ns
$t_{CL}$	2.0		2.5		2.5		ns

Symbol	Speed Grade							
	-1		-	-2		-3		
	Min	Max	Min	Max	Min	Max		
t <sub>IOD</sub>		2.4		2.8		3.8	ns	
t <sub>ioc</sub>		0.3		0.4		0.5	ns	
t <sub>IOCO</sub>		1.0		1.1		1.6	ns	
t <sub>IOCOMB</sub>		0.0		0.0		0.0	ns	
t <sub>iosu</sub>	1.2		1.4		1.9		ns	
<sup>t</sup> ioн	0.3		0.4		0.5		ns	
t <sub>IOCLR</sub>		1.0		1.1		1.6	ns	
t <sub>OD1</sub>		1.9		2.3		3.0	ns	
OD2		1.4		1.8		2.5	ns	
t <sub>OD3</sub>		4.4		5.2		7.0	ns	
t <sub>XZ</sub>		2.7		3.1	•	4.3	ns	
t <sub>ZX1</sub>		2.7		3.1	•	4.3	ns	
t <sub>ZX2</sub>		2.2		2.6	•	3.8	ns	
tzx3		5.2		6.0		8.3	ns	
INREG		3.4		4.1	•	5.5	ns	
IOFD		0.8		1.3		2.4	ns	
t <sub>INCOMB</sub>		0.8		1.3		2.4	ns	

Symbol	Speed Grade							
	-	1	-	2	-	3		
	Min	Max	Min	Max	Min	Max		
t <sub>EABDATA1</sub>		1.7		2.0		2.3	ns	
t <sub>EABDATA1</sub>		0.6		0.7		0.8	ns	
t <sub>EABWE1</sub>		1.1		1.3		1.4	ns	
t <sub>EABWE2</sub>		0.4		0.4		0.5	ns	
t <sub>EABRE1</sub>		0.8		0.9		1.0	ns	
t <sub>EABRE2</sub>		0.4		0.4		0.5	ns	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns	
t <sub>EABCO</sub>		0.3		0.3		0.4	ns	
t <sub>EABBYPASS</sub>		0.5		0.6		0.7	ns	
t <sub>EABSU</sub>	0.9		1.0		1.2		ns	
t <sub>EABH</sub>	0.4		0.4		0.5		ns	
t <sub>EABCLR</sub>	0.3		0.3		0.3		ns	
$t_{AA}$		3.2		3.8		4.4	ns	
$t_{WP}$	2.5		2.9		3.3		ns	
t <sub>RP</sub>	0.9		1.1		1.2		ns	
t <sub>WDSU</sub>	0.9		1.0		1.1		ns	
t <sub>WDH</sub>	0.1		0.1		0.1		ns	
t <sub>WASU</sub>	1.7	-	2.0	-	2.3		ns	
t <sub>WAH</sub>	1.8		2.1		2.4		ns	
t <sub>RASU</sub>	3.1		3.7		4.2		ns	
t <sub>RAH</sub>	0.2		0.2		0.2		ns	
$t_{WO}$		2.5		2.9		3.3	ns	
t <sub>DD</sub>		2.5		2.9		3.3	ns	
t <sub>EABOUT</sub>		0.5		0.6		0.7	ns	
t <sub>EABCH</sub>	1.5		2.0		2.3		ns	
t <sub>EABCL</sub>	2.5		2.9		3.3		ns	

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>EABDATA1</sub>		1.7		2.4		3.2	ns	
t <sub>EABDATA2</sub>		0.4		0.6		0.8	ns	
t <sub>EABWE1</sub>		1.0		1.4		1.9	ns	
t <sub>EABWE2</sub>		0.0		0.0		0.0	ns	
t <sub>EABRE1</sub>		0.0		0.0		0.0		
t <sub>EABRE2</sub>		0.4		0.6		0.8	-	
t <sub>EABCLK</sub>		0.0		0.0		0.0	ns	
t <sub>EABCO</sub>		0.8		1.1		1.5	ns	
t <sub>EABBYPASS</sub>		0.0		0.0		0.0	ns	
t <sub>EABSU</sub>	0.7		1.0		1.3		ns	
t <sub>EABH</sub>	0.4		0.6		0.8		ns	
t <sub>EABCLR</sub>	0.8		1.1		1.5			
$t_{AA}$		2.0		2.8		3.8	ns	
$t_{WP}$	2.0		2.8		3.8		ns	
$t_{RP}$	1.0		1.4		1.9			
t <sub>WDSU</sub>	0.5		0.7		0.9		ns	
t <sub>WDH</sub>	0.1		0.1		0.2		ns	
t <sub>WASU</sub>	1.0		1.4		1.9		ns	
t <sub>WAH</sub>	1.5		2.1		2.9		ns	
t <sub>RASU</sub>	1.5		2.1		2.8			
t <sub>RAH</sub>	0.1		0.1		0.2			
$t_{WO}$		2.1		2.9		4.0	ns	
t <sub>DD</sub>		2.1		2.9		4.0	ns	
t <sub>EABOUT</sub>		0.0		0.0		0.0	ns	
t <sub>EABCH</sub>	1.5		2.0		2.5		ns	
t <sub>EABCL</sub>	1.5		2.0		2.5		ns	

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
t <sub>INSUBIDIR</sub> (2)	2.7		3.2		4.3		ns	
t <sub>INHBIDIR</sub> (2)	0.0		0.0		0.0		ns	
t <sub>INSUBIDIR</sub> (3)	3.7		4.2		-		ns	
t <sub>INHBIDIR</sub> (3)	0.0		0.0		_		ns	
t <sub>OUTCOBIDIR</sub> (2)	2.0	4.5	2.0	5.2	2.0	7.3	ns	
t <sub>XZBIDIR</sub> (2)		6.8		7.8		10.1	ns	
t <sub>ZXBIDIR</sub> (2)		6.8		7.8		10.1	ns	
toutcobidir (3)	0.5	3.5	0.5	4.2	=	-		
t <sub>XZBIDIR</sub> (3)		6.8		8.4		-	ns	
t <sub>ZXBIDIR</sub> (3)		6.8		8.4	•	-	ns	

### Notes to tables:

- All timing parameters are described in Tables 22 through 29. This parameter is measured without use of the ClockLock or ClockBoost circuits. (2)
- This parameter is measured with use of the ClockLock or ClockBoost circuits (3)

Tables 51 through 57 show EP1K100 device internal and external timing parameters.

Symbol	Speed Grade							
	-1		-2		-3			
	Min	Max	Min	Max	Min	Max		
$t_{LUT}$		0.7		1.0		1.5	ns	
t <sub>CLUT</sub>		0.5		0.7		0.9	ns	
t <sub>RLUT</sub>		0.6		0.8		1.1	ns	
t <sub>PACKED</sub>		0.3		0.4		0.5	ns	
t <sub>EN</sub>		0.2		0.3		0.3	ns	
t <sub>CICO</sub>		0.1		0.1		0.2	ns	
t <sub>CGEN</sub>		0.4		0.5		0.7	ns	
t <sub>CGENR</sub>		0.1		0.1		0.2	ns	
t <sub>CASC</sub>		0.6		0.9		1.2	ns	
$t_C$		0.8		1.0		1.4	ns	
$t_{CO}$		0.6		0.8		1.1	ns	
t <sub>COMB</sub>		0.4		0.5		0.7	ns	
t <sub>SU</sub>	0.4		0.6		0.7		ns	
t <sub>H</sub>	0.5		0.7		0.9		ns	
t <sub>PRE</sub>		0.8		1.0		1.4	ns	
t <sub>CLR</sub>		0.8		1.0		1.4	ns	
t <sub>CH</sub>	1.5		2.0		2.5		ns	
$t_{CL}$	1.5		2.0		2.5	i i	ns	

# Revision History

The information contained in the *ACEX 1K Programmable Logic Device Family Data Sheet* version 3.4 supersedes information published in previous versions.

The following changes were made to the *ACEX 1K Programmable Logic Device Family Data Sheet* version 3.4: added extended temperature support.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described

herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

I.S. EN ISO 9001

