



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051c8t6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Contents

1	Intro	duction	)
2	Desc	ription	)
	2.1	Device overview	l
	2.2	Ultra-low-power device continuum	}
3	Func	tional overview	ŀ
	3.1	Low-power modes 14	ł
	3.2	Interconnect matrix	3
	3.3	ARM® Cortex®-M0+ core with MPU 19	)
	3.4	Reset and supply management 20	)
		3.4.1 Power supply schemes	)
		3.4.2 Power supply supervisor	)
		3.4.3 Voltage regulator	l
	3.5	Clock management	l
	3.6	Low-power real-time clock and backup registers	ŀ
	3.7	General-purpose inputs/outputs (GPIOs) 24	ŀ
	3.8	Memories	5
	3.9	Boot modes	5
	3.10	Direct memory access (DMA) 26	3
	3.11	Analog-to-digital converter (ADC)	
	3.12	Temperature sensor	3
		3.12.1 Internal voltage reference (V <sub>REFINT</sub> )	
	3.13	Ultra-low-power comparators and reference voltage	
	3.14	System configuration controller	
	3.15	Timers and watchdogs	
		3.15.1 General-purpose timers (TIM2, TIM21 and TIM22)	
		3.15.2 Low-power Timer (LPTIM)	
		3.15.3 Basic timer (TIM6)	)
		3.15.4 SysTick timer	
		3.15.5 Independent watchdog (IWDG) 29	)
		3.15.6 Window watchdog (WWDG)	)



# 2 Description

The access line ultra-low-power STM32L051x6/8 microcontrollers incorporate the highperformance ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L051x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L051x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L051x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), .

The STM32L051x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L051x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.







# 3 Functional overview

## 3.1 Low-power modes

The ultra-low-power STM32L051x6/8 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the lowspeed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Lowpower run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

#### Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in  $3.5 \,\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USART/I2C/LPUART/LPTIMER wakeup events.



## 3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

## 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

## Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USARTs, LPUART, LPTIMER or comparator events.

DocID025938 Rev 7



### 3.16.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features <sup>(1)</sup>	USART1 and USART2
Hardware flow control for modem	Х
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode <sup>(2)</sup>	X
Smartcard mode	Х
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	Х
Modbus communication	Х
Auto baud rate detection (4 modes)	Х
Driver Enable	Х
	•

Table 12	. USART	implemen	tation
----------	---------	----------	--------

1. X = supported.

2. This mode allows using the USART as an SPI master.

#### 3.16.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame



4 5			Table 18. Alternate funct	on port C	
45/131	-		AF0	AF1	AF2
	P	ort	LPUART1/LPTIM/TIM21/12/EVENTOUT	-	SPI2/I2S2/LPUART1/EVENTOUT
		PC0	LPTIM1_IN1	-	EVENTOUT
		PC1	LPTIM1_OUT	-	EVENTOUT
		PC2	LPTIM1_IN2	-	SPI2_MISO/I2S2_MCK
		PC3	LPTIM1_ETR	-	SPI2_MOSI/I2S2_SD
	Port C	PC4	EVENTOUT	-	LPUART1_TX
		PC5		-	LPUART1_RX
		PC6	TIM22_CH1	-	-
		PC7	TIM22_CH2	-	-
		PC8	TIM22_ETR	-	-
Doc10035038 Dav 7		PC9	TIM21_ETR	-	-
0503		PC10	LPUART1_TX	-	-
ö U		PC11	LPUART1_RX	-	-
7		PC12	-	-	-
		PC13	-	-	-
		PC14	-	-	-
		PC15	-	-	-

## Table 19. Alternate function port D

	Port		AF0	AF1
			LPUART1	-
	Port D	PD2	LPUART1_RTS_DE	-

Pin descriptions

## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20: Voltage characteristics*, *Table 21: Current characteristics*, and *Table 22: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Definition	Min	Мах	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including V <sub>DDA</sub> , V <sub>DDIO2</sub> , V <sub>DD</sub> ) <sup>(1)</sup>	-0.3	4.0	
	Input voltage on FT and FTf pins	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TC pins	V <sub>SS</sub> -0.3	4.0	V
VIN Y	Input voltage on BOOT0	V <sub>SS</sub>	V <sub>DD</sub> +4.0	
	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
$ \Delta V_{DD} $	Variations between different V <sub>DDx</sub> power pins	-	50	
V <sub>DDA</sub> -V <sub>DDx</sub>	Variations between any $V_{DDx}$ and $V_{DDA}$ power $\mbox{pins}^{(3)}$	-	300	mV
$ \Delta V_{SS} $	ΔV <sub>SS</sub>   Variations between all different ground pins		50	
V <sub>REF+</sub> –V <sub>DDA</sub>	$_{EF+} - V_{DDA}$ Allowed voltage difference for $V_{REF+} > V_{DDA}$		0.4	V
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3.11		

Table 20	. Voltage	characteristics
----------	-----------	-----------------

1. All main power (V<sub>DD</sub>,V<sub>DDIO2</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 21* for maximum allowed injected current values.

 It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and device operation. V<sub>DDIO2</sub> is independent from V<sub>DD</sub> and V<sub>DDA</sub>: its value does not need to respect this rule.



## 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
		BOR detector enabled	0	-	$\infty$		
↓ (1)	V <sub>DD</sub> rise time rate	BOR detector disabled	0	-	1000		
t <sub>VDD</sub> <sup>(1)</sup>		BOR detector enabled	20	-	∞	µs/V	
	V <sub>DD</sub> fall time rate	BOR detector disabled	0	-	1000		
<b>T</b> (1)	Deast to magination	V <sub>DD</sub> rising, BOR enabled	-	2	3.3		
RSTTEMPO <sup>(1)</sup>	Reset temporization	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	ms	
M	Power-on/power down reset	Falling edge	1	1.5	1.65		
V <sub>POR/PDR</sub>	threshold	Rising edge	1.3	1.5	1.65		
		Falling edge	1.67	1.7	1.74		
V <sub>BOR0</sub>	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8		
		Falling edge	1.87	1.93	1.97		
V <sub>BOR1</sub>	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07		
V <sub>BOR2</sub>	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35		
		Rising edge	2.31	2.41	2.44	l	
		Falling edge	2.45	2.55	2.6		
V <sub>BOR3</sub>	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	1	
		Falling edge	2.68	2.8	2.85		
V <sub>BOR4</sub>	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95		
	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V	
V <sub>PVD0</sub>	threshold 0	Rising edge	1.88	1.94	1.99		
M	DVD three shales 4	Falling edge	1.98	2.04	2.09		
V <sub>PVD1</sub>	PVD threshold 1	Rising edge	2.08	2.14	2.18		
		Falling edge	2.20	2.24	2.28		
V <sub>PVD2</sub>	PVD threshold 2	Rising edge	2.28	2.34	2.38		
	DVD threehold 2	Falling edge	2.39	2.44	2.48	1	
V <sub>PVD3</sub>	PVD threshold 3	Rising edge	2.47	2.54	2.58		
		Falling edge	2.57	2.64	2.69		
V <sub>PVD4</sub>	PVD threshold 4	Rising edge	2.68	2.74	2.79		
		Falling edge	2.77	2.83	2.88		
V <sub>PVD5</sub>	PVD threshold 5	Rising edge	2.87	2.94	2.99		



### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23*.

Symbol	Parameter	Conditions	Тур	Мах	Unit	
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	7	8		
+	Wakeup from Low-power sleep mode	f <sub>HCLK</sub> = 262 kHz Flash memory enabled	7	8	Number of clock	
twusleep_lp	f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash memory switched OFF	9	10	cycles	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	5.0	8		
	Wakeup from Stop mode, regulator in Run mode	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7		
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1	5.0	8		
	Wakeup from Stop mode, regulator in low- power mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 2	5.0	8		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	5.0	8		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	7.3	13		
t <sub>WUSTOP</sub>		f <sub>HCLK</sub> = f <sub>MSI</sub> = 1.05 MHz	13	23	μs	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	28	38		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	51	65		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	100	120		
		f <sub>HCLK</sub> = MSI = 65 kHz	190	260		
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	]	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.0	11		
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7		
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	7.9	10		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	4.7	8		
t	Wakeup from Standby mode, FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	65	130	μs	
t <sub>WUSTDBY</sub>	Wakeup from Standby mode, FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.2	3	ms	

Table 39.	Low-power	mode	wakeup	timinas

DocID025938 Rev 7




#### Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	v
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	v
t <sub>w(LSE)</sub> t <sub>w(LSE)</sub>	OSC32_IN high or low time		465	-	-	ns
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time		-	-	10	115
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle	-	45	-	55	%
١L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

Table 41. Low-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design, not tested in production







## Low-speed internal (LSI) RC oscillator

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift 0°C ≤T <sub>A</sub> ≤85°C	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

## Multi-speed internal (MSI) RC oscillator

Symbol	Parameter	Condition	Тур	Мах	Unit	
		MSI range 0	65.5	-		
		MSI range 1	131	-		
		MSI range 2	262	-	kHz	
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and T <sub>A</sub> = 25 °C	MSI range 3	524	-		
		MSI range 4	1.05	-		
		MSI range 5	2.1	-	MHz	
		MSI range 6	4.2	-		
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%	
	MSI oscillator frequency drift 0 °C ≤T <sub>A</sub> <i>≤</i> 85 °C	-	±3	-		
		MSI range 0	- 8.9	+7.0		
		MSI range 1	- 7.1	+5.0		
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>		MSI range 2	- 6.4	+4.0	%	
(	MSI oscillator frequency drift V <sub>DD</sub> = 3.3 V, − 40 °C ≤T <sub>A</sub> ≤110 °C	MSI range 3	- 6.2	+3.0		
		MSI range 4	- 5.2	+3.0		
		MSI range 5	- 4.8	+2.0		
		MSI range 6	- 4.7	+2.0		
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V ≤V <sub>DD</sub> ≤3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V	

#### Table 46. MSI oscillator characteristics



Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
	Average current during the whole programming / erase operation		-	500	700	μA
I <sub>DD</sub>	Maximum current (peak) during the whole programming / erase operation	$T_A = 25 \text{ °C}, V_{DD} = 3.6 \text{ V}$	-	1.5	2.5	mA

 Table 49. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

Symbol	Parameter	Conditions	Value	Unit
Symbol	Farameter	Conditions	Min <sup>(1)</sup>	Unit
	Cycling (erase / write) Program memory	T₄ = -40°C to 105 °C	10	
N <sub>CYC</sub> <sup>(2)</sup>	Cycling (erase / write) EEPROM data memory		100	kcycles
INCYC <sup>1</sup>	Cycling (erase / write) Program memory	T <sub>A</sub> = -40°C to 125 °C	0.2	KCYCIC3
	Cycling (erase / write) EEPROM data memory	$T_{A} = -40 \text{ C to } 125 \text{ C}$	2	
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	-Т <sub>вет</sub> = +85 °С	30	
	Data retention (EEPROM data memory) after 100 kcycles at $T_A = 85 \text{ °C}$	TRET - 105 C	30	
t <sub>RET</sub> <sup>(2)</sup>	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	T = ±105 °C		Veere
<sup>I</sup> RET <sup>1</sup>	Data retention (EEPROM data memory) after 100 kcycles at $T_A = 105$ °C	T <sub>RET</sub> = +105 °C	10	years
	Data retention (program memory) after 200 cycles at T <sub>A</sub> = 125 °C	T - +125 °C	10	
	Data retention (EEPROM data memory) after 2 kcycles at T <sub>A</sub> = 125 °C	T <sub>RET</sub> = +125 °C		

#### Table 50. Flash memory and data EEPROM endurance and retention

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.



## 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu A/+0 \mu A$  range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 55.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I <sub>INJ</sub>	Injected current on PA0, PA4, PA5, PA11, PA12, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 <sup>(1)</sup>	NA	
	Injected current on any other pins	-5 <sup>(1)</sup>	+5	

#### Table 55. I/O current injection susceptibility

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



## 6.3.18 Timer characteristics

#### **TIM timer characteristics**

The parameters given in the Table 67 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter Conditions		Min	Max	Unit			
t ann	Timer resolution time		1	-	t <sub>TIMxCLK</sub>			
t <sub>res(TIM)</sub>		f <sub>TIMxCLK</sub> = 32 MHz	31.25	-	ns			
f	Timer external clock frequency on CH1		0	f <sub>TIMxCLK</sub> /2	MHz			
f <sub>EXT</sub>	to CH4	f <sub>TIMxCLK</sub> = 32 MHz	0	16	MHz			
Res <sub>TIM</sub>	Timer resolution	-		16	bit			
	16-bit counter clock period when	-	1	65536	t <sub>TIMxCLK</sub>			
<sup>t</sup> COUNTER	internal clock is selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs			
	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>			
<sup>t</sup> MAX_COUNT		f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s			

Table 67. TIMx characteristics<sup>(1)</sup>

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

## 6.3.19 Communications interfaces

## I<sup>2</sup>C interface characteristics

The  $I^2C$  interface meets the timings requirements of the  $I^2C$ -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timing requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter (see *Table 68* for the analog filter characteristics).



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status *are available at www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 LQFP64 package information




Figure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.



	package mechanical data								
	millimeters		inches <sup>(1)</sup>						
Min	Тур	Мах	Min	Тур	Max				
-	-	1.600	-	-	0.0630				
0.050	-	0.150	0.0020	-	0.0059				
1.350	1.400	1.450	0.0531	0.0551	0.0571				
0.170	0.220	0.270	0.0067	0.0087	0.0106				
0.090	-	0.200	0.0035	-	0.0079				
-	12.000	-	-	0.4724	-				
-	10.000	-	-	0.3937	-				
-	7.500	-	-	0.2953	-				
-	12.000	-	-	0.4724	-				
-	10.000	-	-	0.3937	-				
-	7.500	-	-	0.2953	-				
-	0.500	-	-	0.0197	-				
0°	3.5°	7°	0°	3.5°	7°				
0.450	0.600	0.750	0.0177	0.0236	0.0295				
-	1.000	-	-	0.0394	-				
-	-	0.080	-	-	0.0031				
	- 0.050 1.350 0.170 0.090 - - - - - - - - - - - - 0° 0.450	Min         Typ           -         -           0.050         -           1.350         1.400           0.170         0.220           0.090         -           -         12.000           -         10.000           -         10.000           -         10.000           -         10.000           -         10.000           -         10.000           -         10.000           -         0.500           0         3.5°           0.450         0.600           -         1.000	Min         Typ         Max           -         -         1.600           0.050         -         0.150           1.350         1.400         1.450           0.170         0.220         0.270           0.090         -         0.200           -         12.000         -           -         10.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         12.000         -           -         10.000         -           -         10.000         -           -         0.500         -           0°         3.5°         7°           0.450         0.600         0.750           -         1.000         -	Min         Typ         Max         Min           -         -         1.600         -           0.050         -         0.150         0.0020           1.350         1.400         1.450         0.0531           0.170         0.220         0.270         0.0067           0.090         -         0.200         0.0035           -         12.000         -         -           -         10.000         -         -           -         12.000         -         -           -         10.000         -         -           -         12.000         -         -           -         10.000         -         -           -         12.000         -         -           -         10.000         -         -           -         10.000         -         -           -         0.500         -         -           0°         3.5°         7°         0°           0.450         0.600         0.750         0.0177           -         1.000         -         -	Min         Typ         Max         Min         Typ           -         -         1.600         -         -           0.050         -         0.150         0.0020         -           1.350         1.400         1.450         0.0531         0.0551           0.170         0.220         0.270         0.0067         0.0087           0.090         -         0.200         0.0035         -           -         12.000         -         0.4724           -         10.000         -         0.3937           -         12.000         -         0.2953           -         12.000         -         0.2953           -         12.000         -         0.2953           -         12.000         -         0.3937           -         12.000         -         0.3937           -         12.000         -         0.3937           -         10.000         -         0.2953           -         0.500         -         0.2953           -         0.500         -         0.0197           0°         3.5°         7°         0°         3.5°				

# Table 74. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data


1. Values in inches are converted from mm and rounded to 4 decimal digits.




#### **Device marking for TFBGA64**

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.




#### **Device marking for LQFP48**


The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.





# 7.5 Thin WLCSP36 package information




Figure 49. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

2. b dimensions is measured at the maximum bump diameter parallel to primary datum Z.

3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

4. Bump position designation per JESD 95-1, SPP-010.



Date	Revision	Changes
05-Sep-2014	4	Extended operating temperature range to 125 °C. Updated minimum ADC operating voltage to 1.65 V. Updated Section 3.4.1: Power supply schemes. Replaced USART3 by LPUART1 and updated I/O structure for PC5 and PC15 pins in Table 15: STM32L051x6/8 pin definitions. Replaced LPUART by LPUART1 in Table 16: Alternate function port A, Table 17: Alternate function port B, Table 18: Alternate function port C and Table 19: Alternate function port D. Updated temperature range in Section 2: Description, Table 2: Ultra- low-power STM32L051x6/x8 device features and peripheral counts. Updated temperature range in Section 2: Description, Table 2: Ultra- low-power STM32L051x6/x8 device features and peripheral counts. Updated temperature range in Table 50: Flash memory and data EEPROM endurance and retention, Table 85: STM32L051x6/8 ordering information scheme. Update note 1 in Table 27: Current consumption in Run mode, code with data processing running from Flash, Table 29: Current consumption in Run mode, code with data processing running from RAM, Table 31: Current consumption in Sleep mode, Table 32: Current consumptions in Stop mode, Table 34: Typical and maximum current consumptions in Standby mode and Table 33: Low-power mode wakeup timings. Updated Figure 57: Thermal resistance and removed note 1. Updated Table 60: ADC characteristics and Table 62: ADC accuracy. Updated Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low- power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 17: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode, With RTC enabled and running on LSE Low drive, Figure 18: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC disabled, all clocks OFF. Updated Table 35: Typical and maximum current consumption in Run or Sleep mode. Updated Table 35: Typical and maximum current consumption in Run or Sleep mode. Updated Table 39: Low-power mode wakeup timings. Updated Table 39: Low-power mode wakeup timings. Updated Table 39: Low-power m

Table 86. Document revision history (continued)	Table 86.	Document	revision	history	(continued)
---	-----------	----------	----------	---------	-------------

