

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051k6t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)<sup>(1)</sup>

			Low-	Low-		Stop		Stop Stand		standby
IPs	Run/Active	Sleep power run		power sleep		Wakeup capability		Wakeup capability		
		Down to 37 µA/MHz (from Flash memory)		Down to 4.5 µA		↓ μΑ (No V <sub>DD</sub> =1.8 V		28 µA (No ) V <sub>DD</sub> =1.8 V		
Consumption $V_{-} = 1.8 \text{ to } 3.6 \text{ V}$	Down to 140 μA/MHz (from Flash memory)		Down to			µA (with V <sub>DD</sub> =1.8 V		5 µA (with ) V <sub>DD</sub> =1.8 V		
V <sub>DD</sub> =1.8 to 3.6 V (Typ)			8 µA			↓μΑ (No V <sub>DD</sub> =3.0 V		29 µA (No ) V <sub>DD</sub> =3.0 V		
						(with RTC) <sub>9D</sub> =3.0 V		5 μΑ (with ) V <sub>DD</sub> =3.0 V		

1. Legend:

"Y" = Yes (enable). "O" = Optional can be enabled/disabled by software)

"-" = Not available

- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

#### 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Interconnect Interconnect source destination		Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop	
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-	
	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y	
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-	

Table 6. STM32L0xx peripherals interconnect matrix



Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop	
BTC	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-	
RTC	LPTIM	Timer triggered by RTC event	Y	Y	Y	Y	Y	
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-	
GPIO	TIMx	Timer input channel and trigger	Y	Y	Y	Y	-	
	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y	
	ADC	Conversion trigger	Y	Y	Y	Y	-	

Table 6. STM32L0xx peripherals interconnect matrix (continued)

# 3.3 ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L051x6/8 are compatible with all ARM tools and software.



#### STM32L051x6 STM32L051x8




Figure 2. Clock tree



4 5			Table 18. Alternate funct	on port C	
45/131	-		AF0	AF1	AF2
	P	ort	LPUART1/LPTIM/TIM21/12/EVENTOUT	-	SPI2/I2S2/LPUART1/EVENTOUT
		PC0	LPTIM1_IN1	-	EVENTOUT
		PC1	LPTIM1_OUT	-	EVENTOUT
		PC2	LPTIM1_IN2	-	SPI2_MISO/I2S2_MCK
		PC3	LPTIM1_ETR	-	SPI2_MOSI/I2S2_SD
		PC4	EVENTOUT	-	LPUART1_TX
		PC5		-	LPUART1_RX
		PC6	TIM22_CH1	-	-
	Dert	PC7	TIM22_CH2	-	-
	Port C	PC8	TIM22_ETR	-	-
Doc10035038 Dav 7		PC9	TIM21_ETR	-	-
0503		PC10	LPUART1_TX	-	-
ö U		PC11	LPUART1_RX	-	-
7		PC12	-	-	-
	PC13	PC13	-	-	-
		PC14	-	-	-
		PC15	-	-	-

# Table 19. Alternate function port D

	Port		AF0	AF1
			LPUART1	-
	Port D	PD2	LPUART1_RTS_DE	-

Pin descriptions

# 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		BOR detector enabled	0	-	$\infty$	
t <sub>VDD</sub> <sup>(1)</sup>	V <sub>DD</sub> rise time rate	BOR detector disabled	0	-	1000	
<sup>I</sup> VDD <sup>(1)</sup>		BOR detector enabled	20	-	∞	µs/V
	V <sub>DD</sub> fall time rate	BOR detector disabled	0-∞0-100020-∞0-1000-23.30.40.71.611.51.651.31.51.651.671.71.741.691.761.81.871.931.972.222.302.352.312.412.442.452.552.62.542.662.72.682.82.852.782.92.951.81.851.881.881.941.991.982.042.092.082.142.182.202.242.282.282.342.38			
<b>T</b> (1)	Deast to measuration	V <sub>DD</sub> rising, BOR enabled	0     -     0       0     -     10       20     -     10       20     -     10       0     -     10       -     20     -       0     -     10       -     2     3       0.4     0.7     1       1     1.5     1.       1.3     1.5     1.       1.67     1.7     1.       1.69     1.76     1       1.87     1.93     1.       1.96     2.03     2.       2.22     2.30     2.       2.31     2.41     2.       2.45     2.55     2       2.54     2.66     2       2.68     2.8     2.       2.78     2.9     2.       1.8     1.85     1.       1.98     2.04     2.       2.08     2.14     2.       2.08     2.14     2.       2.20	3.3		
RSTTEMPO <sup>(1)</sup>	Reset temporization	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	ms
M	Power-on/power down reset	Falling edge	1	1.5	1.65	
V <sub>POR/PDR</sub>	threshold	Rising edge	1.3	1.5	1.65	
		Falling edge	1.67	1.7	1.74	
V <sub>BOR0</sub>	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8	
		Falling edge	1.87	1.93	1.97	
V <sub>BOR1</sub>	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
	Drawn aut as at three shaled O	Falling edge	2.22	2.30	2.35	
V <sub>BOR2</sub>	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	
N/		Falling edge	2.45	2.55	2.6	
V <sub>BOR3</sub>	Brown-out reset threshold 3 Rising edge		2.54	2.66	2.7	
	VBOR2 Brown-out reset threshold 2 Rising edge   VBOR3 Brown-out reset threshold 3 Falling edge   VBOR4 Brown-out reset threshold 4 Falling edge	Falling edge	2.68	2.8	2.85	
V <sub>BOR4</sub>		2.78	2.9	2.95		
	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V
V <sub>PVD0</sub>	threshold 0	Rising edge	1.88	1.94	1.99	
M	DVD three shales 4	Falling edge	1.98	2.04	2.09	
V <sub>PVD1</sub>	PVD threshold 1	Rising edge	2.08	2.14	2.18	
		Falling edge	2.20	2.24	2.28	
V <sub>PVD2</sub>	PVD threshold 2	Rising edge	2.28	2.34	2.38	
	DVD threehold 2	Falling edge	2.39	2.44	2.48	1
V <sub>PVD3</sub>	PVD threshold 3	Rising edge	2.47	2.54	2.58	
		Falling edge	2.57	2.64	2.69	
V <sub>PVD4</sub>	PVD threshold 4	Rising edge	2.68	2.74	2.79	
		Falling edge	2.77	2.83	2.88	
V <sub>PVD5</sub>	PVD threshold 5	Rising edge	2.87	2.94	2.99	



# Low-speed internal (LSI) RC oscillator

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift 0°C ≤T <sub>A</sub> ≤85°C	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

# Multi-speed internal (MSI) RC oscillator

Symbol	Parameter	Condition	Тур	Max	Unit
f <sub>MSI</sub>		MSI range 0	65.5	-	
		MSI range 1	131	-	
		MSI range 2	262	-	kHz
	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and T <sub>A</sub> = 25 °C	MSI range 3	524	-	
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%
	MSI oscillator frequency drift 0 °C ≤T <sub>A</sub> <i>≤</i> 85 °C	-	±3	-	
ACC <sub>MSI</sub> Frequency error after factory calibration     MSI oscillator frequency drift   - $0 \ ^{\circ}C \leq T_A \leq 85 \ ^{\circ}C$ -     D <sub>TEMP(MSI)</sub> <sup>(1)</sup> MSI oscillator frequency drift		MSI range 0	- 8.9	+7.0	
	MSI range 1	- 7.1	+5.0		
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>		MSI range 2	- 6.4	+4.0	%
	MSI oscillator frequency drift V <sub>DD</sub> = 3.3 V, − 40 °C ≤T <sub>A</sub> ≤110 °C	MSI range 3	- 6.2	+3.0	
		MSI range 4	- 5.2	+3.0	
		MSI range 5	- 4.8	+2.0	
		MSI range 6	- 4.7	+2.0	
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V ≤V <sub>DD</sub> ≤3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V

#### Table 46. MSI oscillator characteristics



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol			Monitored	Мах	vs. f <sub>osc</sub> /1	СРИ	
	Parameter	Conditions	frequency band	8 MHz/ 4 MHz	8 MHz/ 16 MHz	8 MHz/ 32 MHz	Unit
S <sub>EMI</sub> Peak		Peak level $V_{DD} = 3.6 V$ , $T_A = 25 °C$ , compliant with IEC 61967-2	0.1 to 30 MHz	-21	-15	-12	
	Dook lovel		30 to 130 MHz	-14	-12	-1	dBµV
	CC		130 MHz to 1GHz	-10	-11	-7	
			EMI Level	1	1	1	-

Table	52.	EMI	characteristics



# 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu A/+0 \mu A$  range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 55.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I <sub>INJ</sub>	Injected current on PA0, PA4, PA5, PA11, PA12, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 <sup>(1)</sup>	NA	
	Injected current on any other pins	-5 <sup>(1)</sup>	+5	

#### Table 55. I/O current injection susceptibility

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



## **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> , I <sub>IO</sub> = +8 mA	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$1_{\text{IO}} = 1_{\text{O}} = 1_{\text{O}}$ 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup> , $I_{IO}$ =+ 8 mA 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	0.4	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	TTL port <sup>(2)</sup> , $I_{IO} = -6 \text{ mA}$ 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	2.4	-	
V <sub>OL</sub> <sup>(1)(4)</sup>			-	1.3	v
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$I_{IO}$ = -15 mA 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	V <sub>DD</sub> -1.3	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +4 mA 1.65 V ≤V <sub>DD</sub> < 3.6 V	-	0.45	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$I_{IO}$ = -4 mA 1.65 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	V <sub>DD</sub> -0.45	-	
V <sub>OLFM+</sub> (1)(4)	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
VOLFM+	I/O pin in Fm+ mode	$I_{IO}$ = 10 mA 1.65 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	0.4	

 The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 21*. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI<sub>IO(PIN)</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 21. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed  $\Sigma I_{IO(PIN)}$ .

4. Guaranteed by characterization results.






Figure 27. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 59. Otherwise the reset will not be taken into account by the device.

## 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under ambient temperature, f<sub>PCLK</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 23: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
	Analog supply voltage for	Fast channel	1.65	-	3.6		
V <sub>DDA</sub>	ADC ON	Standard channel	1.75 <sup>(1)</sup>	-	3.6	V	
V <sub>REF+</sub>	Positive reference voltage	-	1.65		V <sub>DDA</sub>	V	
	Current consumption of the	1.14 Msps	-	200	-		
I <sub>DDA (ADC)</sub>	ADC on $V_{DDA}$ and $V_{REF+}$	10 ksps	-	40	-		
	Current consumption of the ADC on $V_{DD}^{(2)}$	1.14 Msps	-	70	-	μA	
		10 ksps	-	1	-		
	ADC clock frequency	Voltage scaling Range 1	0.14	-	16		
f <sub>ADC</sub>		Voltage scaling Range 2	0.14	-	8	MHz	
		Voltage scaling Range 3	0.14	-	4		
$f_S^{(3)}$	Sampling rate	12-bit resolution	0.01	-	1.14	MHz	
f <sub>TRIG</sub> <sup>(3)</sup>	External trigger frequency	f <sub>ADC</sub> = 16 MHz, 12-bit resolution	-	-	941	kHz	
		-	-	-	17	1/f <sub>ADC</sub>	
V <sub>AIN</sub>	Conversion voltage range	-	0	-	V <sub>REF+</sub>	V	



### Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The simplified formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

		P may for		R <sub>AIN</sub> max for standard channels (kΩ)							
T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max for fast channels (kΩ)			V <sub>DD</sub> > 1.75 V	V <sub>DD</sub> > 1.65 V and T <sub>A</sub> > -10 °C	V <sub>DD</sub> > 1.65 V and T <sub>A</sub> > 25 °C				
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA		
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA		
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA		
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA		
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1		
39.5	2.47	13	12.2	12	10	NA	NA	NA	5		
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19		
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42		

Table 61.  $R_{AIN}$  max for  $f_{ADC}$  = 16 MHz<sup>(1)</sup>

1. Guaranteed by design.

Table 62. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error	1.65 V < V <sub>DDA</sub> = V <sub>REF+</sub> < 3.6 V, range 1/2/3	-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits		10.2	11		
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) <sup>(4)</sup>		11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) <sup>(4)</sup>		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	



# 6.3.17 Comparators

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit	
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V	
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ	
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-		
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	V <sub>DDA</sub>	V	
t <sub>START</sub>	Comparator startup time	-	-	7	10	110	
td	Propagation delay <sup>(2)</sup>	-	-	3	10	- μs	
Voffset	Comparator offset	-	-	±3	±10	mV	
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$\label{eq:VDDA} \begin{split} V_{DDA} &= 3.6 \text{ V},  \text{V}_{\text{IN+}} = 0 \text{ V}, \\ V_{\text{IN-}} &= V_{\text{REFINT}},  \text{T}_{\text{A}} = 25 \ ^{\circ}\text{C} \end{split}$	0	1.5	10	mV/1000 h	
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>	-	-	160	260	nA	

1. Guaranteed by characterization.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage not included.

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DDA</sub>	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	V <sub>DDA</sub>	V
+.	Comparator startup time	Fast mode	-	15	20	
t <sub>START</sub>		Slow mode	-	20	25	
+	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	1.8	3.5	- µs
t <sub>d slow</sub>		2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	2.5	6	
+	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	0.8	2	
t <sub>d fast</sub>	Fropagation delay 7 in fast mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	1.2	4	
V <sub>offset</sub>	Comparator offset error		-	<u>±4</u>	<u>+</u> 20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\label{eq:VDDA} \begin{split} &V_{DDA} = 3.3 \text{V},  \text{T}_{\text{A}} = 0 \text{ to } 50 \ ^{\circ}\text{C}, \\ &V- = V_{\text{REFINT}}, \\ &3/4 \ V_{\text{REFINT}}, \\ &1/2 \ V_{\text{REFINT}}, \\ &1/4 \ V_{\text{REFINT}}. \end{split}$	-	15	30	ppm /°C
L	Current consumption <sup>(3)</sup>	Fast mode	-	3.5	5	
I <sub>COMP2</sub>		Slow mode	-	0.5	2	μA

### Table 66. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.







Figure 35. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Measurement points are done at CMOS levels:  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



#### Figure 36. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Guaranteed by characterization results.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status *are available at www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 LQFP64 package information






Figure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.



# 7.2 **TFBGA64** package information





1. Drawing is not to scale.

Table 75. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball
grid array package mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Мах
А	-	-	1.200	-	-	0.0472
A1	0.150	-	-	0.0059	-	-
A2	-	0.200	-	-	0.0079	-
A4	-	-	0.600	-	-	0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	-	3.500	-	-	0.1378	-
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	-	3.500	-	-	0.1378	-
е	-	0.500	-	-	0.0197	-
F	_	0.750	-	-	0.0295	-




#### **Device marking for TFBGA64**

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.






 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Мах	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to 4 decimal digits.






1. Dimensions are expressed in millimeters.




#### **Device marking for UFQFPN32**

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



	Changes		
25-Jun-2014 3	Cover page: changed LQFP32 size, updated core speed. updated core speed, added minimum supply voltage for ADC and comparators. ADC now guaranteed down to 1.65 V. Updated list of applications in <i>Section 1: Introduction</i> . Changed number of I2S interfaces to one in <i>Section 2: Description</i> . Updated <i>Table 2: Ultra-low-power STM32L051x6/x8 device features</i> <i>and peripheral counts</i> . Updated <i>Table 3: Functionalities depending on the operating power</i> <i>supply range</i> . Updated RTC/TIM21 in <i>Table 6: STM32L0xx peripherals interconnect</i> <i>matrix</i> . Added note related to UFQFPN32 and note related to WLCSP36 in <i>Table 15: STM32L051x6/8 pin definitions</i> . Split LQFP32/UFQFPN32 pinout schematics into two distinct figures: <i>Figure 7</i> and <i>Figure 8</i> . Updated V <sub>DDA</sub> in <i>Table 23: General operating conditions</i> . Split Table <i>Current consumption in Run mode, code with data</i> <i>processing running from Flash</i> into <i>Table 27</i> and <i>Table 28</i> and content updated. Split Table <i>Current consumption in Run mode, code with data</i> <i>processing running from RAM</i> into <i>Table 29</i> and <i>Table 30</i> and content updated. Updated <i>Table 31: Current consumption in Sleep mode</i> , <i>Table 32: Current consumption in Low-power run mode, Table 33:</i> <i>Current consumption in Low-power run mode, Table 33:</i> <i>Current consumption in Low-power run mode</i> , Table 33: <i>Average current consumptions in Stap mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin Stap by mode</i> , and added <i>Table 36:</i> <i>Average current consumption sin S</i>		



Date	Revision	Changes		
07-Mar-2017	7	Added thin WLCSP36 package Updated number of I2S interfaces in <i>Table 2: Ultra-low-power</i> <i>STM32L051x6/x8 device features and peripheral counts.</i> Removed note 2 related to PA4 in <i>Table 15: STM32L051x6/8 pin</i> <i>definitions</i> Added mission profile compliance with JEDEC JESD47 in <i>Section 6.2:</i> <i>Absolute maximum ratings.</i> Removed CRS from <i>Table 37: Peripheral current consumption in Run</i> <i>or Sleep mode.</i> Added note 2. related to the position of the external capacitor below <i>Figure 27: Recommended NRST pin protection.</i> Updated R <sub>L</sub> in <i>Table 60: ADC characteristics.</i> Updated t <sub>AF</sub> maximum value for range 1 in <i>Table 68: I2C analog filter</i> <i>characteristics.</i> Updated t <sub>WUUSART</sub> description in <i>Table 69: USART/LPUART</i> <i>characteristics.</i> NSS timing waveforms updated in <i>Figure 32: SPI timing diagram -</i> <i>slave mode and CPHA = 0</i> and <i>Figure 33: SPI timing diagram -</i> <i>slave mode and CPHA = 1(1).</i> Added reference to optional marking or inset/upset marks in all package device marking sections. Previous WLCSP36 package renamed "Standard" WLCSP36; added Note 2. below <i>Figure 46: Standard WLCSP36 - 2.61 x 2.88 mm,</i> <i>0.4 mm pitch wafer level chip scale package outline</i> and updated <i>Table 78: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer</i> <i>level chip scale mechanical data.</i>		

Table 86. Document revision history (continued)

