

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Core ProcessorARM® Cortex®-M0+Core Size32-Bit Single-CoreSpeed32MHzConnectivityIPC, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O27Program Memory Size64KB (64K x 8)Program Memory TypeFLASHEEPROM Size2K x 8Nuffize8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LOFP (7x7)		
Core Size32-Bit Single-CoreSpeed32MHzConnectivityPC, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O27Program Memory Size64KB (64K x 8)Program Memory TypeFLASHEEPROM Size2K x 8RAM Size8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Product Status	Active
Speed32MHzConnectivityI*C, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O27Program Memory Size64KB (64K x 8)Program Memory TypeFLASHEEPROM Size2K x 8RAM Size8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Core Processor	ARM® Cortex®-M0+
ConnectivityPC, IrDA, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O27Program Memory Size64KB (64K x 8)Program Memory TypeFLASHEEPROM Size2K x 8RAM Size8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSurger (TAR)32-LQFP (7x7)	Core Size	32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDTNumber of I/O27Program Memory Size64KB (64K × 8)Program Memory TypeFLASHEEPROM Size2K × 8RAM Size8K × 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Speed	32MHz
Number of I/O27Program Memory Size64KB (64K × 8)Program Memory TypeFLASHEEPROM Size2K × 8RAM Size8K × 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting Type32-LQFPSuppler Device Package32-LQFP (7x7)	Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Program Memory Size64KB (64K × 8)Program Memory TypeFLASHEEPROM Size2K × 8RAM Size8K × 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size2K x 8RAM Size8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Number of I/O	27
EEPROM Size2K x 8RAM Size8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Program Memory Size	64KB (64K x 8)
RAM Size8K x 8Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)1.65V ~ 3.6VData ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	EEPROM Size	2K x 8
Data ConvertersA/D 10x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	RAM Size	8K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Operating Temperature     -40°C ~ 85°C (TA)       Mounting Type     Surface Mount       Package / Case     32-LQFP       Supplier Device Package     32-LQFP (7x7)	Data Converters	A/D 10x12b
Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Oscillator Type	Internal
Package / Case     32-LQFP       Supplier Device Package     32-LQFP (7x7)	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package 32-LQFP (7x7)	Mounting Type	Surface Mount
	Package / Case	32-LQFP
Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051k8t6tr	Supplier Device Package	32-LQFP (7x7)
	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051k8t6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 42.	TFBGA64 marking example (package top view)	107
Figure 43.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	108
Figure 44.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	109
Figure 45.	LQFP48 marking example (package top view)	
Figure 46.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
-	package outline.	111
Figure 47.	Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
-	recommended footprint.	112
Figure 48.	Standard WLCSP36 marking example (package top view)	113
Figure 49.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
-	package outline.	114
Figure 50.	Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale	
	package recommended footprint	115
Figure 51.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	116
Figure 52.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	117
Figure 53.	LQFP32 marking example (package top view)	
Figure 54.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
-	package outline.	119
Figure 55.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
-	recommended footprint.	120
Figure 56.	UFQFPN32 marking example (package top view)	
Figure 57.	Thermal resistance	






Figure 1. STM32L051x6/8 block diagram

DocID025938 Rev 7



#### • Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5  $\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USART/I2C/LPUART/LPTIMER wakeup events.

#### • Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Operating power supply	Functionalities depending on the operating power supply rate					
range	ADC operation	Dynamic voltage scaling range	I/O operation			
V <sub>DD</sub> = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Degraded speed performance			
V <sub>DD</sub> = 1.71 to 1.8 V <sup>(1)</sup>	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance			
V <sub>DD</sub> = 1.8 to 2.0 V <sup>(1)</sup>	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance			

Table 3. Functionalities depe	ending on the operati	ng power supply range
Tuble et l'unenenuitée uepe		



#### Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L051x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

# 3.4 Reset and supply management

### 3.4.1 Power supply schemes

- V<sub>DD</sub> = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.

#### 3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the



To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F

 Table 7. Temperature sensor calibration values

# 3.12.1 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage,  $V_{REF+}$ , is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V <sub>DDA</sub> = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 8. Internal voltage reference measured values

# 3.13 Ultra-low-power comparators and reference voltage

The STM32L051x6/8 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
  - External I/O pins
  - Internal reference voltage (V<sub>REFINT</sub>)
  - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1  $\mu$ A typical).



one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

# 3.15.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
  - Internal clock source: LSE, LSI, HSI or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

## 3.15.3 Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase.

## 3.15.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

## 3.15.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

## 3.15.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



DocID025938 Rev 7

## 3.16.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features <sup>(1)</sup>	USART1 and USART2
Hardware flow control for modem	Х
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode <sup>(2)</sup>	X
Smartcard mode	Х
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	Х
Modbus communication	Х
Auto baud rate detection (4 modes)	Х
Driver Enable	Х
	•

Table 12	. USART	implemen	tation
----------	---------	----------	--------

1. X = supported.

2. This mode allows using the USART as an SPI master.

## 3.16.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame



		Pin Nu	umber				_				
LQFP64	TFBGA64	LQFP48	WLCSP36 <sup>(1)</sup>	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
33	H8	25	-	-	-	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, LPUART1_RTS_DE, EVENTOUT	-
34	G8	26	-	-	-	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
35	F8	27	-	-	-	PB14	I/O	FTf	-	SPI2_MISO/I 2S2_MCK, RTC_OUT, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
36	F7	28	-	-	-	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD , RTC_REFIN	-
37	F6	-	-	-	-	PC6	I/O	FT	-	TIM22_CH1	-
38	E7	-	-	-	-	PC7	I/O	FT	-	TIM22_CH2	-
39	E8	-	-	-	-	PC8	I/O	FT	-	TIM22_ETR	-
40	D8	-	-	-	-	PC9	I/O	FT	-	TIM21_ETR	-
41	D7	29	E1	18	18	PA8	I/O	FT	-	MCO, EVENTOUT, USART1_CK	-
42	C7	30	D1	19	19	PA9	I/O	FT	-	MCO, USART1_TX	-
43	C6	31	C1	20	20	PA10	I/O	FT	-	USART1_RX	-
44	C8	32	C2	21	21	PA11	I/O	FT	-	SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT	-
45	B8	33	B1	22	22	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART1_RTS_DE, COMP2_OUT	-
46	A8	34	A1	23	23	PA13	I/O	FT	-	SWDIO	-
47	D5	35	-	-	-	VSS	S		-	-	-

Table 15. STM32L051x6/8 pin definitions (continued)



Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all $V_{DD}$ power lines (source) <sup>(1)</sup>	105	
$\Sigma I_{VSS}^{(2)}$	Total current out of sum of all $V_{SS}$ ground lines (sink) <sup>(1)</sup>	105	
ΣI <sub>VDDIO2</sub>	Total current into V <sub>DDIO2</sub> power line (source)	25	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each $V_{SS}$ ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
Ι <sub>ΙΟ</sub>	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	mA
	Total output current sunk by sum of all IOs and control pins except PA11 and PA12 $^{(2)}$	90	
$\Sigma I_{IO(PIN)}$	Total output current sunk by PA11 and PA12	25	
	Total output current sourced by sum of all IOs and control $\ensuremath{pins}^{(2)}$	-90	
1	Injected current on FT, FTf, RST and B pins	-5/+0 <sup>(3)</sup>	
I <sub>INJ(PIN)</sub>	Injected current on TC pin	± 5 <sup>(4)</sup>	
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	± 25	

#### Table 21. Current characteristics

 All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

 This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

 Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 20* for maximum allowed input voltage values.

A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 20: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	–65 to +150	°C
Т <sub>Ј</sub>	Maximum junction temperature	150	°C

#### Table 22. Thermal characteristics



Symbol	Parameter	Conditions	Min	Max	Unit
		Maximum power dissipation (range 6)	-40	85	
TA	Temperature range	Maximum power dissipation (range 7)	-40	105	
		Maximum power dissipation (range 3)	-40	125	°C
	Junction temperature range (range 6)	-40 °C ≤T <sub>A</sub> ≤85 °	-40	105	
TJ	Junction temperature range (range 7)	-40 °C ≤T <sub>A</sub> ≤105 °C	-40	125	
	Junction temperature range (range 3)	-40 °C ≤T <sub>A</sub> ≤125 °C	-40	130	

Table 23. General operating conditions (continued)

1. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and normal operation.

2. To sustain a voltage higher than  $V_{DD}$ +0.3V, the internal pull-up/pull-down resistors must be disabled.

3. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_J$  max (see *Table 22: Thermal characteristics on page 50*).



Symbol	Parameter	Co	nditions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
Supply I <sub>DD</sub> current in				1 MHz	165	230	
		Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0]=11	2 MHz	290	360	μA	
			4 MHz	555	630		
	f <sub>HSE</sub> = f <sub>HCLK</sub> up to		4 MHz	0.665	0.74		
	16 MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10,	8 MHz	1.3	1.4	mA	
	16 MHz (PLL ON) <sup>(2)</sup>		16 MHz	2.6	2.8		
			8 MHz	1.55	1.7		
(Run	Run mode, code		Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	16 MHz	3.1	3.4	
from code Flash) executed			32 MHz	6.3	6.8		
	from Flash	MSI clock	Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	65 kHz	36.5	110	
				524 kHz	99.5	190	μA
			4.2 MHz	620	700		
		Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	mA	
			Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	6.25	7	mA

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 28. Current consumption in Run mode vs code type,	
code with data processing running from Flash	

Symbol	Parameter		Conditions				Unit		
			Dhrystone		555				
			CoreMark		585				
			Range 3, V <sub>CORE</sub> =1.2 V,	Fibonacci	4 MHz	440	μA		
			VOS[1:0]=11	while(1)		355			
l <sub>DD</sub> (Run		f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16 MHz included,		while(1), prefetch OFF		353			
from	code	$f_{HSE} = f_{HCLK}/2 \text{ above}$ 16 MHz (PLL ON) <sup>(1)</sup>	$f_{HSE} = f_{HCLK}/2$ above	$f_{HSE} = f_{HCLK}/2 above$	K/2 above Dhrystone	Dhrystone		6.3	
F18511)	Flash) executed from Flash		Range 1, V <sub>CORE</sub> =1.8 V,	CoreMark		6.3	mA		
				Fibonacci	32 MHz	6.55			
		VOS[1:0]=01	while(1)		5.4				
			while(1), prefetch OFF		5.2				

1. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).



Symbol	Parameter	Condition	Тур	Мах	Unit	
		MSI range 0	0.75	-		
		MSI range 1	1	-		
		MSI range 2	1.5	-		
I <sub>DD(MSI)</sub> <sup>(2)</sup>	MSI oscillator power consumption	MSI range 3	2.5	-	μA	
		MSI range 4	4.5	-		
		MSI range 5	8	-		
		MSI range 6	15	-		
		MSI range 0	30	-		
		MSI range 1	20	-		
		MSI range 2	15	-		
		MSI range 3	10	-		
tournon	MSI oscillator startup time	MSI range 4	6	-	μs	
t <sub>SU(MSI)</sub>		MSI range 5	5	-		
		MSI range 6, Voltage range 1 and 2	3.5	-		
		MSI range 6, Voltage range 3	5	-		
		MSI range 0	-	40	)	
		MSI range 1	-	20		
		MSI range 2	-	10		
		MSI range 3	-	4		
t <sub>STAB(MSI)</sub> <sup>(2)</sup>	MSI oscillator stabilization time	MSI range 4	-	2.5	μs	
STAB(MSI)		MSI range 5	-	2	μο	
		MSI range 6, Voltage range 1 and 2	-	2		
		MSI range 3, Voltage range 3	-	3		
f	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz	
f <sub>OVER(MSI)</sub>		Any range to range 6	-	6		

Table 46. MSI oscillator characteristics (continued)

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol Parameter			Monitored	Мах				
	Conditions	frequency band	8 MHz/ 4 MHz	8 MHz/ 16 MHz	8 MHz/ 32 MHz	Unit		
		$V_{DD} = 3.6 V,$ $T_A = 25 °C,$ compliant with IEC 61967-2	0.1 to 30 MHz	-21	-15	-12		
e.	Peak level		T <sub>Δ</sub> = 25 °C,	30 to 130 MHz	-14	-12	-1	dBµV
S <sub>EMI</sub> Peak level	reak level		130 MHz to 1GHz	-10	-11	-7		
			EMI Level	1	1	1	-	

Table	52.	EMI	characteristics



## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 58*, respectively.

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 23*.

OSPEEDRx[1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
	f	Maximum frequency <sup>(3)</sup>	(3) $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		400	kHz
00	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	100	кни
00	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	125	ns
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	320	115
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	2	MHz
01	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	0.6	
01	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	30	ns
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	65	
	F	Maximum frequency <sup>(3)</sup>	(3) $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		10	N 41 1-
10	F <sub>max(IO)out</sub>	Maximum nequency (*)	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	2	MHz
10	t <sub>f(IO)out</sub> t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V		13	ns
			$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	28	115
	F	Maximum frequency <sup>(3)</sup> $C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		-	35	MHz
11	F <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V		10	
11	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V		6	
	t <sub>r(IO)out</sub>	Output rise and fair time	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	17	ns
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	1	MHz
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.5 V to 3.6 V		10	
Fm+	t <sub>r(IO)out</sub>	Output rise time		-	30	ns
configuration <sup>(4)</sup>	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	350	KHz
	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 3.6 V	-	15	
	t <sub>r(IO)out</sub>	Output rise time		-	60	ns
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

Table 58. I/O AC characteristics<sup>(1)</sup>

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure 26*.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.



DocID025938 Rev 7




Figure 31. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

# 6.3.16 Temperature sensor characteristics

Table 63. Temperature sensor calibration values

Calibration value name	Description	Memory address		
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B		
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, $V_{DDA}$ = 3 V	0x1FF8 007E - 0x1FF8 007F		

Symbol	Parameter		Тур	Мах	Unit				
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature		±1	±2	°C				
Avg_Slope <sup>(1)</sup>	Average slope	1.48	1.61	1.75	mV/°C				
V <sub>130</sub>	Voltage at 130°C ±5°C <sup>(2)</sup>	640	670	700	mV				
I <sub>DDA(TEMP)</sub> <sup>(3)</sup>	Current consumption	-	3.4	6	μA				
t <sub>START</sub> <sup>(3)</sup>	Startup time	-	-	10	110				
T <sub>S_temp</sub> <sup>(4)(3)</sup>	ADC sampling time when reading the temperature	10	-	-	μs				

Table 64. Temperature sensor characteristics

1. Guaranteed by characterization results.

2. Measured at V\_{DD} = 3 V  $\pm$ 10 mV. V130 ADC conversion result is stored in the TS\_CAL2 byte.

3. Guaranteed by design.

4. Shortest sampling time can be determined in the application by multiple iterations.



# 6.3.17 Comparators

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	- kΩ
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	- K32
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	V <sub>DDA</sub>	V
t <sub>START</sub>	Comparator startup time	-	-	7	10	110
td	Propagation delay <sup>(2)</sup>	-	-	3	10	- μs
Voffset	Comparator offset	-	-	±3	±10	mV
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$\label{eq:VDDA} \begin{split} V_{DDA} &= 3.6 \text{ V},  \text{V}_{\text{IN+}} = 0 \text{ V}, \\ V_{\text{IN-}} &= V_{\text{REFINT}},  \text{T}_{\text{A}} = 25 \ ^{\circ}\text{C} \end{split}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>	-	-	160	260	nA

1. Guaranteed by characterization.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage not included.

Symbol	Parameter Conditions		Min	Тур	Max <sup>(1)</sup>	Unit	
V <sub>DDA</sub>	Analog supply voltage -		1.65	-	3.6	V	
V <sub>IN</sub>	Comparator 2 input voltage range -		0	-	V <sub>DDA</sub>	V	
+.	Comparator startup time	Fast mode	-	15	20		
t <sub>START</sub>		Slow mode	-	20	25		
+	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	1.8	3.5	μs	
t <sub>d slow</sub>	Propagation delay / in slow mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	2.5	6		
4	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	0.8	2		
t <sub>d fast</sub>	Fropagation delay 7 in fast mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V		1.2	4		
V <sub>offset</sub>	Comparator offset error		-	<u>±4</u>	±20	mV	
dThreshold/ dt	$ \begin{array}{l} \mbox{Threshold voltage temperature} \\ \mbox{coefficient} \end{array} \begin{array}{l} \mbox{V}_{DDA} = 3.3 \mbox{V}, \mbox{T}_{A} = 0 \mbox{ to } 50 \ ^{\circ} \mbox{C}, \\ \mbox{V-} = \mbox{V}_{REFINT}, \\ \mbox{3/4} \mbox{V}_{REFINT}, \\ \mbox{1/2} \mbox{V}_{REFINT}, \\ \mbox{1/4} \mbox{V}_{REFINT}. \end{array} $		-	15	30	ppm /°C	
L	Current consumption <sup>(3)</sup>	Fast mode	- 3.5 - 0.5		5	μA	
ICOMP2		Slow mode			2		

## Table 66. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>SCK</sub> SPI clock frequency		Master mode			2	MHz
1/t <sub>c(SCK)</sub>	SPI Clock frequency	Slave mode	-	-	2 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input setup time	Master mode	1.5	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	6	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	13.5	-	-	
t <sub>h(SI)</sub>		Slave mode	16	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	30	-	70	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	40	-	80	
t <sub>v(SO)</sub>	Data output valid time	Slave mode	-	30	70	
t <sub>v(MO)</sub>		Master mode	-	7	9	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	25	-	-	
t <sub>h(MO)</sub>	Data output hold time	Master mode	8	-	-	

Table 72. SPI characteristics in voltage Range 3 <sup>(1</sup>	)
--	---

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.






Figure 34. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}$ 



	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	-	-	0.33	-	-	0.013	
A1	-	0.10	-	-	0.004	-	
A2	-	0.20	-	-	0.008	-	
A3	-	0.025 <sup>(2)</sup>	-	-	0.001	-	
b	0.16	0.19	0.22	0.006	0.007	0.009	
D	2.59	2.61	2.63	0.102	0.103	0.104	
E	2.86	2.88	2.90	0.112	0.113	0.114	
е	-	0.40	-	-	0.016	-	
e1	-	2.00	-	-	0.079	-	
e2	-	2.00	-	-	0.079	-	
F	-	0.305 <sup>(3)</sup>	-	-	0.012	-	
G	-	0.440 <sup>(3)</sup>	-	-	0.017	-	
aaa	-	-	0.10	-	-	0.004	
bbb	-	-	0.10	-	-	0.004	
ccc	-	-	0.10	-	-	0.004	
ddd	-	-	0.05	-	-	0.002	
eee	-	-	0.05	-	-	0.002	


# Table 80. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scalepackage mechanical data

1. Values in inches are converted from mm and rounded to the 3rd decimal place.

2. Back side coating. Nominal dimension rounded to the 3rd decimal place results from process capability.

3. Calculated dimensions are rounded to 3rd decimal place.

# Figure 50. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package recommended footprint





Date	Revision	Changes
17-Mar-2016	6	Updated number of SPIs on cover page and in <i>Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts.</i> Changed minimum comparator supply voltage to 1.65 V on cover page. Added number of fast and standard channels in <i>Section 3.11: Analog-to-digital converter (ADC).</i> Updated <i>Section 3.16.2: Universal synchronous/asynchronous receiver transmitter (USART)</i> and <i>Section 3.16.4: Serial peripheral interface</i> ( <i>SPI)/Inter-integrated sound (I2S)</i> to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. Added baudrate allowing to wake up the MCU from Stop mode in <i>Section 3.16.2: Universal synchronous receiver transmitter (USART)</i> and <i>Section 3.16.3: Low-power universal asynchronous receiver transmitter (USART)</i> and <i>Section 3.16.3: Low-power universal asynchronous receiver transmitter (LPUART)</i> . In <i>Section 6: Electrical characteristics</i> , updated notes related to values guaranteed by characterization. Changed V <sub>DDA</sub> minimum value to 1.65 V in <i>Table 23: General operating conditions</i> . <i>Section 6.3.15: 12-bit ADC characteristics</i> : – <i>Table 60: ADC characteristics</i> : Distinction made between V <sub>DDA</sub> for fast and standard channels; added note 1. Added note 4 related to R <sub>ADC</sub> . Updated f <sub>TRIG</sub> and V <sub>AIN</sub> maximum value. Updated t <sub>S</sub> and t <sub>CONV</sub> . Added V <sub>REF+</sub> . – Updated equation 1 description. – Updated <i>Table 61: RAIN max for fADC = 16 MHz</i> for f <sub>ADC</sub> = 16 MHz and distinction made between fast and standard channels. Added <i>Table 69: USART/LPUART characteristics</i> . Updated <i>Figure 45: LQFP48 marking example (package top view)</i> .

