

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	27
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051k8u7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 Description

The access line ultra-low-power STM32L051x6/8 microcontrollers incorporate the highperformance ARM[®] Cortex[®]-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L051x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L051x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L051x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), .

The STM32L051x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L051x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.







2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM[®] Cortex[®]-M4, including ARM[®] Cortex[®]-M3 and ARM[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3.16 Communication interfaces

3.16.1 I²C bus

two I²C interface (I2C1, I2C2) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to Table 11 for an overview of I2C interface features.

Table 11. STM32L051x6/8 I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X ⁽²⁾
Independent clock	Х	-
SMBus	Х	-
Wakeup from STOP	Х	-

1. X = supported.

2. See for the list of I/Os that feature Fast Mode Plus capability



	-	Pin Nu	umber								
LQFP64	TFBGA64	LQFP48	WLCSP36 ⁽¹⁾	LQFP32	UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
63	D4	47	D6	32	-	VSS	S	-	-	-	-
64	E4	48	A5	1	1	VDD	S	-	-	-	-

Table 15. STM32L051x6/8 pin definitions (continued)

1. PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available on this package.



Memory mapping 5




Figure 9. Memory map



Power supply scheme 6.1.6




Figure 12. Power supply scheme

6.1.7 **Current consumption measurement**




Figure 13. Current consumption measurement scheme



6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		BOR detector enabled	0	-	∞	
↓ (1)	V _{DD} rise time rate	BOR detector disabled	0	-	1000	
t _{VDD} ⁽¹⁾		BOR detector enabled	20	-	∞	µs/V
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
T (1)	Deast to magination	V _{DD} rising, BOR enabled	-	2	3.3	
RSTTEMPO ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms
M	Power-on/power down reset	Falling edge	1	1.5	1.65	
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65	
		Falling edge	1.67	1.7	1.74	
V _{BOR0}	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8	
		Falling edge	1.87	1.93	1.97	
V _{BOR1}	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
V _{BOR2}		Falling edge	2.22	2.30	2.35	
	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	
		Falling edge	2.45	2.55	2.6	
V _{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
		Falling edge	2.68	2.8	2.85	
V _{BOR4}	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	
	Programmable voltage detector	Falling edge	1.8	1.85	1.88	V
V _{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
M	DVD three shales 4	Falling edge	1.98	2.04	2.09	
V _{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18	
		Falling edge	2.20	2.24	2.28	
V _{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38	
V _{PVD3}	DVD threehold 2	Falling edge	2.39	2.44	2.48	1
	PVD threshold 3	Rising edge	2.47	2.54	2.58	
		Falling edge	2.57	2.64	2.69	
V _{PVD4}	PVD threshold 4	Rising edge	2.68	2.74	2.79	
		Falling edge	2.77	2.83	2.88	
V _{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	2.99	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
M	PVD threshold 6	Falling edge	2.97	3.05	3.09	V	
V _{PVD6}		Rising edge	3.08	3.15	3.20	v	
		BOR0 threshold	-	40	-		
V _{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV	

Table 24. Embedded reset and power control block characteristics (continued)

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 26* are based on characterization results, unless otherwise specified.

Calibration value name	Description	Memory address
	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽²⁾	Internal reference voltage	– 40 °C < T _J < +125 °C	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V_{DDA} and V_{REF+} voltage during V_{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V_{REFINT} value ⁽³⁾	Including uncertainties due to ADC and V _{DDA} /V _{REF+} values	-	-	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	–40 °C < T _J < +125 °C	-	25	100	ppm/°C
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} ⁽⁴⁾⁽⁵⁾	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽⁴⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μA
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	-	50	pF

Table 26. Embedded internal reference voltage⁽¹⁾



Symbol	Parameter	Conc	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	135	170	μA
			V _{CORE} =1.2 V,	2 MHz	240	270	
			VOS[1:0]=11	4 MHz	450	480	
		$f_{HSE} = f_{HCLK}$ up to 16	Range 2,	4 MHz	0.52	0.6	
		MHz included, f _{HSE} = f _{HCLK} /2 above	V _{CORE} =1.5 ,V,	8 MHz	1	1.2	
I _{DD} (Run	Supply current in Run mode, code executed from RAM, Flash switched off	16 MHz (PLL ON) ⁽²⁾ Supply current in Run mode, code executed from RAM, Flash	VOS[1:0]=10	16 MHz	2	2.3	mA
			Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.25	1.4	
				16 MHz	2.45	2.8	
from RAM)				32 MHz	5.1	5.4	
			Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	65 kHz	34.5	75	μA
				524 kHz	83	120	
				4.2 MHz	485	540	
			Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	
		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	5.1	5.6	mA

Table 29. Current consumption in Run mode, code with dat	ta processing running from RAM
	······································

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 30. Current consumption in Run mode vs code type,
code with data processing running from RAM ⁽¹⁾

Symbol	Parameter	Conditions			f _{HCLK}	Тур	Unit				
				Dhrystone		450					
			Range 3, V _{CORE} =1.2 V,	CoreMark	4 MHz	575					
	Supply current in	f f un te	<i>c c c c c c c c c c</i>	VOS[1:0]=11	Fibonacci		370	μA			
I _{DD} (Run from	Run mode, code executed from RAM, Flash switched off	,	,	16 MHz included	f _{HSE} = f _{HCLK} up to 16 MHz included,			while(1)		340	
RAM)		Flash ed off ^{t_{HSE} = t_{HCLK}/2 above 16 MHz (PLL ON)⁽²⁾}		Dhrystone		5.1					
			ff ff	Range 1,	CoreMark	32 MHz	6.25	m 4			
			V _{CORE} =1.8 V, VOS[1:0]=01	Fibonacci		4.4	mA				
				while(1)		4.7					

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Symbol	Parameter		Conditions		Тур	Max ⁽¹⁾	Unit	
				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	8.5	10		
				MSI clock = 65 kHz,	T _A = 85 °C	11.5	48	
			f _{HCLK} = 32 kHz	T _A = 105 °C	15.5	53		
				T _A = 125 °C	27.5	130		
		All peripherals		$T_A = -40 \text{ °C to } 25 \text{ °C}$	10	15		
		OFF, code executed from	MSI clock= 65 kHz,	T _A = 85 °C	15.5	50		
		RAM, Flash	f _{HCLK} = 65 kHz	T _A = 105 °C	19.5	54		
		switched off, V _{DD} from 1.65		T _A = 125 °C	31.5	130		
		to 3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	20	25		
				T _A = 55 °C	23	50		
		MSI clock= 131 kHz f _{HCLK} = 131 kHz MSI clock= 65 kHz f _{HCLK} = 32 kHz	T _A = 85 °C	25.5	55			
	Supply		HOLK	T _A = 105 °C	29.5	64	μA	
I _{DD}	current in			T _A = 125 °C	40	140		
(LP Run)	Low-power run mode				$T_A = -40 \text{ to } 25^{\circ}\text{C}$	22	28	μΛ
				MSI clock= 65 kHz,	T _A = 85 °C	26	68	
			f _{HCLK} = 32 kHz	T _A = 105 °C	31	75	-	
				T _A = 125 °C	44	95		
		All peripherals		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	27.5	33		
		OFF, code	MSI clock = 65 kHz,	T _A = 85 °C	31.5	73		
		executed from Flash, V _{DD}	f _{HCLK} = 65 kHz	T _A = 105 °C	36.5	80		
		from 1.65 V to		T _A = 125 °C	49	100	-	
		3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	39	46		
			MSI clock =	T _A = 55 °C	41	80		
			131 kHz,	T _A = 85 °C	44	86		
			f _{HCLK} = 131 kHz	T _A = 105 °C	49.5	100		
				T _A = 125 °C	60	120		

Table 32. Current consumption in Low-power run mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.



6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}	
		BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os	0.7 V _{DD}	-	-	V
V	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V _{DD} ⁽³⁾	-	
V _{hys}	(2)	BOOT0 pin	-	0.01	-	
		V _{SS} ≤V _{IN} ≤V _{DD} All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	±50	
		V _{SS} ≤V _{IN} ≤V _{DD} , PA11 and PA12 I/Os	-	-	-50/+250	nA
		V _{SS} ≤V _{IN} ≤V _{DD} FTf I/Os	-	-	±100	
l _{lkg}	Input leakage current ⁽⁴⁾	V _{DD} ≤V _{IN} ≤5 V All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	200	nA
		V _{DD} ≤V _{IN} ≤5 V FTf I/Os	-	-	500	
		V _{DD} ⊴V _{IN} ⊴5 V PA11, PA12 and BOOT0	-	-	10	μA
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 56. I/O static characteristics	Table 56. I/O stat	ic characteristics
--------------------------------------	--------------------	--------------------

1. Guaranteed by characterization.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

3. With a minimum of 200 mV. Guaranteed by characterization results.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).






Figure 31. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

6.3.16 Temperature sensor characteristics

Table 63. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V_{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Symbol	Parameter	Min	Тур	Мах	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₃₀	Voltage at 130°C ±5°C ⁽²⁾		670	700	mV
I _{DDA(TEMP)} ⁽³⁾	Current consumption		3.4	6	μA
t _{START} ⁽³⁾	Startup time		-	10	110
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature	10	-	-	μs

Table 64. Temperature sensor characteristics

1. Guaranteed by characterization results.

2. Measured at V_{DD} = 3 V \pm 10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.

3. Guaranteed by design.

4. Shortest sampling time can be determined in the application by multiple iterations.






Figure 34. SPI timing diagram - master mode⁽¹⁾


1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$




Device marking for LQFP64

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Table 78. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scalemechanical data (continued)

Cumhal	Symbol Min Typ Max				inches ⁽¹⁾		
Symbol			Max	Min	Тур	Мах	
F	-	0.305 ⁽³⁾	-	-	0.012	-	
G	-	0.440 ⁽³⁾	-	-	0.017	-	
aaa	-	-	0.100	-	-	0.004	
bbb	-	-	0.100	-	-	0.004	
CCC	-	-	0.100	-	-	0.004	
ddd	-	-	0.050	-	-	0.002	
eee	-	-	0.050	-	-	0.002	

1. Values in inches are converted from mm and rounded to the 3rd decimal place.

2. Nominal dimension rounded to the 3rd decimal place results from process capability.

3. Calculated dimensions are rounded to the 3rd decimal place.

Figure 47. Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale recommended footprint




Table 79. Standard WLCSP36 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 μm max. (circular) 220 μm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed



7.5 Thin WLCSP36 package information




Figure 49. Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

2. b dimensions is measured at the maximum bump diameter parallel to primary datum Z.

3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.


4. Bump position designation per JESD 95-1, SPP-010.




		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

Table 83. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flatpackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.






1. Dimensions are expressed in millimeters.




Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



25-Jun-2014 3	 Cover page: changed LQFP32 size, updated core speed. updated core speed, added minimum supply voltage for ADC and comparators. ADC now guaranteed down to 1.65 V. Jpdated list of applications in Section 1: Introduction. Changed number of I2S interfaces to one in Section 2: Description. Jpdated Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts. Jpdated Table 3: Functionalities depending on the operating power supply range. Jpdated RTC/TIM21 in Table 6: STM32L0xx peripherals interconnect matrix. Added note related to UFQFPN32 and note related to WLCSP36 in Table 15: STM32L051x6/8 pin definitions. Split LQFP32/UFQFPN32 binout schematics into two distinct figures: Figure 7 and Figure 8. Jpdated V_{DDA} in Table 23: General operating conditions. Split Table Current consumption in Run mode, code with data processing running from Flash into Table 27 and Table 28 and content updated. Split Table Current consumption in Run mode, code with data processing running from RAM into Table 29 and Table 30: and content updated. Updated Table 31: Current consumption in Step mode, Table 33: Current consumption in Low-power run mode, Table 33: Current consumption in Low-power run mode, Table 33: Current consumptions in Standby mode, and added Table 36: Average current consumptions in Standby mode, and added Table 36: Average current consumption during Wakeup. Jpdated Table 37: Peripheral current consumption in Stop and Standby mode. Jpdated Table 49: Flash memory and data EEPROM endurance and etention. Jpdated Table 58: I/O AC characteristics. Jpdated Table 58: I/O AC characteristics.



Date	Revision	Changes
07-Mar-2017	7	Added thin WLCSP36 package Updated number of I2S interfaces in <i>Table 2: Ultra-low-power</i> <i>STM32L051x6/x8 device features and peripheral counts.</i> Removed note 2 related to PA4 in <i>Table 15: STM32L051x6/8 pin</i> <i>definitions</i> Added mission profile compliance with JEDEC JESD47 in <i>Section 6.2:</i> <i>Absolute maximum ratings.</i> Removed CRS from <i>Table 37: Peripheral current consumption in Run</i> <i>or Sleep mode.</i> Added note 2. related to the position of the external capacitor below <i>Figure 27: Recommended NRST pin protection.</i> Updated R _L in <i>Table 60: ADC characteristics.</i> Updated t _{AF} maximum value for range 1 in <i>Table 68: I2C analog filter</i> <i>characteristics.</i> Updated t _{WUUSART} description in <i>Table 69: USART/LPUART</i> <i>characteristics.</i> NSS timing waveforms updated in <i>Figure 32: SPI timing diagram -</i> <i>slave mode and CPHA = 0</i> and <i>Figure 33: SPI timing diagram -</i> <i>slave mode and CPHA = 1(1).</i> Added reference to optional marking or inset/upset marks in all package device marking sections. Previous WLCSP36 package renamed "Standard" WLCSP36; added Note 2. below <i>Figure 46: Standard WLCSP36 - 2.61 x 2.88 mm,</i> <i>0.4 mm pitch wafer level chip scale package outline</i> and updated <i>Table 78: Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer</i> <i>level chip scale mechanical data.</i>

Table 86. Document revision history (continued)

