




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                          |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART                                                                                                                   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                              |
| Number of I/O              | 51                                                                                                                                                        |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 2K x 8                                                                                                                                                    |
| RAM Size                   | 8K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V                                                                                                                                              |
| Data Converters            | A/D 16x12b                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 64-TFBGA                                                                                                                                                  |
| Supplier Device Package    | 64-TFBGA (5x5)                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051r8h6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051r8h6</a> |

## List of figures

|            |                                                                                                                               |     |
|------------|-------------------------------------------------------------------------------------------------------------------------------|-----|
| Figure 1.  | STM32L051x6/8 block diagram                                                                                                   | 12  |
| Figure 2.  | Clock tree                                                                                                                    | 23  |
| Figure 3.  | STM32L051x6/8 LQFP64 pinout - 10 x 10 mm                                                                                      | 33  |
| Figure 4.  | STM32L051x6/8 TFBGA64 ballout - 5x 5 mm                                                                                       | 34  |
| Figure 5.  | STM32L051x6/8 LQFP48 pinout - 7 x 7 mm                                                                                        | 35  |
| Figure 6.  | STM32L051x6/8 WLCSP36 ballout                                                                                                 | 35  |
| Figure 7.  | STM32L051x6/8 LQFP32 pinout                                                                                                   | 36  |
| Figure 8.  | STM32L051x6/8 UFQFPN32 pinout                                                                                                 | 36  |
| Figure 9.  | Memory map                                                                                                                    | 46  |
| Figure 10. | Pin loading conditions                                                                                                        | 47  |
| Figure 11. | Pin input voltage                                                                                                             | 47  |
| Figure 12. | Power supply scheme                                                                                                           | 48  |
| Figure 13. | Current consumption measurement scheme                                                                                        | 48  |
| Figure 14. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from<br>Flash memory, Range 2, HSE, 1WS                            | 57  |
| Figure 15. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from<br>Flash memory, Range 2, HSI16, 1WS                          | 57  |
| Figure 16. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running<br>from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS | 61  |
| Figure 17. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled<br>and running on LSE Low drive                           | 62  |
| Figure 18. | IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,<br>all clocks OFF                                        | 62  |
| Figure 19. | High-speed external clock source AC timing diagram                                                                            | 67  |
| Figure 20. | Low-speed external clock source AC timing diagram                                                                             | 68  |
| Figure 21. | HSE oscillator circuit diagram                                                                                                | 69  |
| Figure 22. | Typical application with a 32.768 kHz crystal                                                                                 | 70  |
| Figure 23. | HSI16 minimum and maximum value versus temperature                                                                            | 71  |
| Figure 24. | VIH/VIL versus VDD (CMOS I/Os)                                                                                                | 81  |
| Figure 25. | VIH/VIL versus VDD (TTL I/Os)                                                                                                 | 81  |
| Figure 26. | I/O AC characteristics definition                                                                                             | 84  |
| Figure 27. | Recommended NRST pin protection                                                                                               | 85  |
| Figure 28. | ADC accuracy characteristics                                                                                                  | 88  |
| Figure 29. | Typical connection diagram using the ADC                                                                                      | 89  |
| Figure 30. | Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )                                               | 89  |
| Figure 31. | Power supply and reference decoupling ( $V_{REF+}$ connected to $V_{DDA}$ )                                                   | 90  |
| Figure 32. | SPI timing diagram - slave mode and CPHA = 0                                                                                  | 97  |
| Figure 33. | SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>                                                                   | 97  |
| Figure 34. | SPI timing diagram - master mode <sup>(1)</sup>                                                                               | 98  |
| Figure 35. | I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>                                                       | 100 |
| Figure 36. | I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>                                                      | 100 |
| Figure 37. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline                                                             | 101 |
| Figure 38. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint                                                       | 103 |
| Figure 39. | LQFP64 marking example (package top view)                                                                                     | 104 |
| Figure 40. | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball<br>grid array package outline                          | 105 |
| Figure 41. | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball<br>,grid array recommended footprint                  | 106 |

### 3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, LPUART, general-purpose timers, and ADC.

### 3.11 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L051x6/8 device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25  $\mu$ A at 10 kSPS, ~200  $\mu$ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.


### 3.12 Temperature sensor

The temperature sensor ( $T_{SENSE}$ ) generates a voltage  $V_{SENSE}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

Figure 4. STM32L051x6/8 TFBGA64 ballout - 5x 5 mm





1. The above figure shows the package top view.
2. I/O supplied by VDDIO2.

Table 14. Legend/abbreviations used in the pinout table

| Name          |                      | Abbreviation                                                                                                                          | Definition                                                  |
|---------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|
| Pin name      |                      | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |                                                             |
| Pin type      |                      | S                                                                                                                                     | Supply pin                                                  |
|               |                      | I                                                                                                                                     | Input only pin                                              |
|               |                      | I/O                                                                                                                                   | Input / output pin                                          |
| I/O structure |                      | FT                                                                                                                                    | 5 V tolerant I/O                                            |
|               |                      | FTf                                                                                                                                   | 5 V tolerant I/O, FM+ capable                               |
|               |                      | TC                                                                                                                                    | Standard 3.3V I/O                                           |
|               |                      | B                                                                                                                                     | Dedicated BOOT0 pin                                         |
|               |                      | RST                                                                                                                                   | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes         |                      | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.                                     |                                                             |
| Pin functions | Alternate functions  | Functions selected through GPIOx_AFR registers                                                                                        |                                                             |
|               | Additional functions | Functions directly selected/enabled through peripheral registers                                                                      |                                                             |

Table 15. STM32L051x6/8 pin definitions

| Pin Number |         |        |                        |        |          | Pin name<br>(function<br>after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional<br>functions                    |
|------------|---------|--------|------------------------|--------|----------|---------------------------------------|----------|---------------|-------|---------------------|--------------------------------------------|
| LQFP64     | TFBGA64 | LQFP48 | WLCSP36 <sup>(1)</sup> | LQFP32 | UFQFPN32 |                                       |          |               |       |                     |                                            |
| 1          | B2      | 1      | -                      | -      | -        | VDD                                   | S        | -             | -     | -                   | -                                          |
| 2          | A2      | 2      | -                      | -      | -        | PC13                                  | I/O      | FT            | -     | -                   | RTC_TAMP1/<br>RTC_TS/<br>RTC_OUT/<br>WKUP2 |
| 3          | A1      | 3      | A6                     | 2      | 2        | PC14-<br>OSC32_IN<br>(PC14)           | I/O      | FT            | -     | -                   | OSC32_IN                                   |
| 4          | B1      | 4      | B6                     | 3      | 3        | PC15-<br>OSC32_OUT<br>(PC15)          | I/O      | TC            | -     | -                   | OSC32_OUT                                  |



## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 20: Voltage characteristics](#), [Table 21: Current characteristics](#), and [Table 22: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

**Table 20. Voltage characteristics**

| Symbol               | Definition                                                                                  | Min                                | Max            | Unit |
|----------------------|---------------------------------------------------------------------------------------------|------------------------------------|----------------|------|
| $V_{DD}-V_{SS}$      | External main supply voltage (including $V_{DDA}$ , $V_{DDIO2}$ , $V_{DD}$ ) <sup>(1)</sup> | -0.3                               | 4.0            | V    |
| $V_{IN}^{(2)}$       | Input voltage on FT and FTf pins                                                            | $V_{SS} - 0.3$                     | $V_{DD} + 4.0$ |      |
|                      | Input voltage on TC pins                                                                    | $V_{SS} - 0.3$                     | 4.0            |      |
|                      | Input voltage on BOOT0                                                                      | $V_{SS}$                           | $V_{DD} + 4.0$ |      |
|                      | Input voltage on any other pin                                                              | $V_{SS} - 0.3$                     | 4.0            |      |
| $ \Delta V_{DD} $    | Variations between different $V_{DDx}$ power pins                                           | -                                  | 50             | mV   |
| $ V_{DDA}-V_{DDx} $  | Variations between any $V_{DDx}$ and $V_{DDA}$ power pins <sup>(3)</sup>                    | -                                  | 300            |      |
| $ \Delta V_{SS} $    | Variations between all different ground pins                                                | -                                  | 50             |      |
| $V_{REF+} - V_{DDA}$ | Allowed voltage difference for $V_{REF+} > V_{DDA}$                                         | -                                  | 0.4            | V    |
| $V_{ESD(HBM)}$       | Electrostatic discharge voltage (human body model)                                          | see <a href="#">Section 6.3.11</a> |                |      |

1. All main power ( $V_{DD}$ ,  $V_{DDIO2}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2.  $V_{IN}$  maximum must always be respected. Refer to [Table 21](#) for maximum allowed injected current values.
3. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and device operation.  $V_{DDIO2}$  is independent from  $V_{DD}$  and  $V_{DDA}$ : its value does not need to respect this rule.

### 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in [Table 23](#).

**Table 24. Embedded reset and power control block characteristics**

| Symbol               | Parameter                                 | Conditions                                   | Min  | Typ  | Max      | Unit      |
|----------------------|-------------------------------------------|----------------------------------------------|------|------|----------|-----------|
| $t_{VDD}^{(1)}$      | $V_{DD}$ rise time rate                   | BOR detector enabled                         | 0    | -    | $\infty$ | $\mu s/V$ |
|                      |                                           | BOR detector disabled                        | 0    | -    | 1000     |           |
|                      | $V_{DD}$ fall time rate                   | BOR detector enabled                         | 20   | -    | $\infty$ |           |
|                      |                                           | BOR detector disabled                        | 0    | -    | 1000     |           |
| $T_{RSTTEMPO}^{(1)}$ | Reset temporization                       | $V_{DD}$ rising, BOR enabled                 | -    | 2    | 3.3      | ms        |
|                      |                                           | $V_{DD}$ rising, BOR disabled <sup>(2)</sup> | 0.4  | 0.7  | 1.6      |           |
| $V_{POR/PDR}$        | Power-on/power down reset threshold       | Falling edge                                 | 1    | 1.5  | 1.65     | V         |
|                      |                                           | Rising edge                                  | 1.3  | 1.5  | 1.65     |           |
| $V_{BOR0}$           | Brown-out reset threshold 0               | Falling edge                                 | 1.67 | 1.7  | 1.74     |           |
|                      |                                           | Rising edge                                  | 1.69 | 1.76 | 1.8      |           |
| $V_{BOR1}$           | Brown-out reset threshold 1               | Falling edge                                 | 1.87 | 1.93 | 1.97     |           |
|                      |                                           | Rising edge                                  | 1.96 | 2.03 | 2.07     |           |
| $V_{BOR2}$           | Brown-out reset threshold 2               | Falling edge                                 | 2.22 | 2.30 | 2.35     |           |
|                      |                                           | Rising edge                                  | 2.31 | 2.41 | 2.44     |           |
| $V_{BOR3}$           | Brown-out reset threshold 3               | Falling edge                                 | 2.45 | 2.55 | 2.6      |           |
|                      |                                           | Rising edge                                  | 2.54 | 2.66 | 2.7      |           |
| $V_{BOR4}$           | Brown-out reset threshold 4               | Falling edge                                 | 2.68 | 2.8  | 2.85     |           |
|                      |                                           | Rising edge                                  | 2.78 | 2.9  | 2.95     |           |
| $V_{PVD0}$           | Programmable voltage detector threshold 0 | Falling edge                                 | 1.8  | 1.85 | 1.88     |           |
|                      |                                           | Rising edge                                  | 1.88 | 1.94 | 1.99     |           |
| $V_{PVD1}$           | PVD threshold 1                           | Falling edge                                 | 1.98 | 2.04 | 2.09     |           |
|                      |                                           | Rising edge                                  | 2.08 | 2.14 | 2.18     |           |
| $V_{PVD2}$           | PVD threshold 2                           | Falling edge                                 | 2.20 | 2.24 | 2.28     |           |
|                      |                                           | Rising edge                                  | 2.28 | 2.34 | 2.38     |           |
| $V_{PVD3}$           | PVD threshold 3                           | Falling edge                                 | 2.39 | 2.44 | 2.48     |           |
|                      |                                           | Rising edge                                  | 2.47 | 2.54 | 2.58     |           |
| $V_{PVD4}$           | PVD threshold 4                           | Falling edge                                 | 2.57 | 2.64 | 2.69     |           |
|                      |                                           | Rising edge                                  | 2.68 | 2.74 | 2.79     |           |
| $V_{PVD5}$           | PVD threshold 5                           | Falling edge                                 | 2.77 | 2.83 | 2.88     |           |
|                      |                                           | Rising edge                                  | 2.87 | 2.94 | 2.99     |           |



Table 27. Current consumption in Run mode, code with data processing running from Flash

| Symbol                                    | Parameter                                                           | Conditions                                                                                                                                        |                                                    | f <sub>HCLK</sub> | Typ   | Max <sup>(1)</sup> | Unit |
|-------------------------------------------|---------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|-------------------|-------|--------------------|------|
| I <sub>DD</sub><br>(Run<br>from<br>Flash) | Supply<br>current in<br>Run mode,<br>code<br>executed<br>from Flash | f <sub>HSE</sub> = f <sub>HCLK</sub> up to<br>16 MHz included,<br>f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above<br>16 MHz (PLL ON) <sup>(2)</sup> | Range 3, V <sub>CORE</sub> =1.2 V<br>VOS[1:0]=11   | 1 MHz             | 165   | 230                | μA   |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 2 MHz             | 290   | 360                |      |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 4 MHz             | 555   | 630                |      |
|                                           |                                                                     |                                                                                                                                                   | Range 2, V <sub>CORE</sub> =1.5 V,<br>VOS[1:0]=10, | 4 MHz             | 0.665 | 0.74               | mA   |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 8 MHz             | 1.3   | 1.4                |      |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 16 MHz            | 2.6   | 2.8                |      |
|                                           |                                                                     |                                                                                                                                                   | Range 1, V <sub>CORE</sub> =1.8 V,<br>VOS[1:0]=01  | 8 MHz             | 1.55  | 1.7                |      |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 16 MHz            | 3.1   | 3.4                |      |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 32 MHz            | 6.3   | 6.8                |      |
|                                           |                                                                     | MSI clock                                                                                                                                         | Range 3, V <sub>CORE</sub> =1.2 V,<br>VOS[1:0]=11  | 65 kHz            | 36.5  | 110                | μA   |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 524 kHz           | 99.5  | 190                |      |
|                                           |                                                                     |                                                                                                                                                   |                                                    | 4.2 MHz           | 620   | 700                |      |
|                                           |                                                                     | HSI clock                                                                                                                                         | Range 2, V <sub>CORE</sub> =1.5 V,<br>VOS[1:0]=10, | 16 MHz            | 2.6   | 2.9                | mA   |
|                                           |                                                                     |                                                                                                                                                   | Range 1, V <sub>CORE</sub> =1.8 V,<br>VOS[1:0]=01  | 32 MHz            | 6.25  | 7                  |      |

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 28. Current consumption in Run mode vs code type, code with data processing running from Flash

| Symbol                                    | Parameter                                                           | Conditions                                                                                                                                        |                                                      |                           | f <sub>HCLK</sub> | Typ  | Unit |
|-------------------------------------------|---------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|---------------------------|-------------------|------|------|
| I <sub>DD</sub><br>(Run<br>from<br>Flash) | Supply<br>current in<br>Run mode,<br>code<br>executed<br>from Flash | f <sub>HSE</sub> = f <sub>HCLK</sub> up to<br>16 MHz included,<br>f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above<br>16 MHz (PLL ON) <sup>(1)</sup> | Range 3,<br>V <sub>CORE</sub> =1.2 V,<br>VOS[1:0]=11 | Dhrystone                 | 4 MHz             | 555  | μA   |
|                                           |                                                                     |                                                                                                                                                   |                                                      | CoreMark                  |                   | 585  |      |
|                                           |                                                                     |                                                                                                                                                   |                                                      | Fibonacci                 |                   | 440  |      |
|                                           |                                                                     |                                                                                                                                                   |                                                      | while(1)                  |                   | 355  |      |
|                                           |                                                                     |                                                                                                                                                   |                                                      | while(1), prefetch<br>OFF |                   | 353  |      |
|                                           |                                                                     |                                                                                                                                                   | Range 1,<br>V <sub>CORE</sub> =1.8 V,<br>VOS[1:0]=01 | Dhrystone                 | 32 MHz            | 6.3  | mA   |
|                                           |                                                                     |                                                                                                                                                   |                                                      | CoreMark                  |                   | 6.3  |      |
|                                           |                                                                     |                                                                                                                                                   |                                                      | Fibonacci                 |                   | 6.55 |      |
|                                           |                                                                     |                                                                                                                                                   |                                                      | while(1)                  |                   | 5.4  |      |
|                                           |                                                                     |                                                                                                                                                   |                                                      | while(1), prefetch<br>OFF |                   | 5.2  |      |

1. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 31. Current consumption in Sleep mode

| Symbol                  | Parameter                               | Conditions                                                                                                                               |                                                | f <sub>HCLK</sub> | Typ  | Max <sup>(1)</sup> | Unit |
|-------------------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-------------------|------|--------------------|------|
| I <sub>DD</sub> (Sleep) | Supply current in Sleep mode, Flash OFF | f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16 MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above 16 MHz (PLL ON) <sup>(2)</sup> | Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11 | 1 MHz             | 43.5 | 90                 | µA   |
|                         |                                         |                                                                                                                                          |                                                | 2 MHz             | 72   | 120                |      |
|                         |                                         |                                                                                                                                          |                                                | 4 MHz             | 130  | 180                |      |
|                         |                                         |                                                                                                                                          | Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10 | 4 MHz             | 160  | 210                |      |
|                         |                                         |                                                                                                                                          |                                                | 8 MHz             | 305  | 370                |      |
|                         |                                         |                                                                                                                                          |                                                | 16 MHz            | 590  | 710                |      |
|                         |                                         |                                                                                                                                          | Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01 | 8 MHz             | 370  | 430                |      |
|                         |                                         |                                                                                                                                          |                                                | 16 MHz            | 715  | 860                |      |
|                         |                                         |                                                                                                                                          |                                                | 32 MHz            | 1650 | 1900               |      |
|                         |                                         | MSI clock                                                                                                                                | Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11 | 65 kHz            | 18   | 65                 |      |
|                         |                                         |                                                                                                                                          |                                                | 524 kHz           | 31.5 | 75                 |      |
|                         |                                         |                                                                                                                                          |                                                | 4.2 MHz           | 140  | 210                |      |
|                         |                                         | HSI16 clock source (16 MHz)                                                                                                              | Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10 | 16 MHz            | 665  | 830                |      |
|                         |                                         |                                                                                                                                          | Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01 | 32 MHz            | 1750 | 2100               |      |
|                         | Supply current in Sleep mode, Flash ON  | f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16 MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above 16 MHz (PLL ON) <sup>(2)</sup> | Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11 | 1 MHz             | 57.5 | 130                |      |
|                         |                                         |                                                                                                                                          |                                                | 2 MHz             | 84   | 170                |      |
|                         |                                         |                                                                                                                                          |                                                | 4 MHz             | 150  | 280                |      |
|                         |                                         |                                                                                                                                          | Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10 | 4 MHz             | 170  | 310                |      |
|                         |                                         |                                                                                                                                          |                                                | 8 MHz             | 315  | 420                |      |
|                         |                                         |                                                                                                                                          |                                                | 16 MHz            | 605  | 770                |      |
|                         |                                         |                                                                                                                                          | Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01 | 8 MHz             | 380  | 460                |      |
|                         |                                         |                                                                                                                                          |                                                | 16 MHz            | 730  | 950                |      |
|                         |                                         |                                                                                                                                          |                                                | 32 MHz            | 1650 | 2400               |      |
|                         |                                         | MSI clock                                                                                                                                | Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11 | 65 kHz            | 29.5 | 110                |      |
|                         |                                         |                                                                                                                                          |                                                | 524 kHz           | 44.5 | 130                |      |
|                         |                                         |                                                                                                                                          |                                                | 4.2 MHz           | 150  | 270                |      |
|                         |                                         | HSI16 clock source (16 MHz)                                                                                                              | Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10 | 16 MHz            | 680  | 950                |      |
|                         |                                         |                                                                                                                                          | Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01 | 32 MHz            | 1750 | 2100               |      |

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

Figure 16.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A = 25/55/ 85/105/125\text{ }^{\circ}\text{C}$ , Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS




Table 33. Current consumption in Low-power sleep mode

| Symbol                 | Parameter                              | Conditions                                       |                                                     | Typ                                         | Max <sup>(1)</sup> | Unit |
|------------------------|----------------------------------------|--------------------------------------------------|-----------------------------------------------------|---------------------------------------------|--------------------|------|
| $I_{DD}$<br>(LP Sleep) | Supply current in Low-power sleep mode | All peripherals OFF, $V_{DD}$ from 1.65 to 3.6 V | MSI clock = 65 kHz, $f_{HCLK} = 32$ kHz, Flash OFF  | $T_A = -40$ to $25\text{ }^{\circ}\text{C}$ | 4.7 <sup>(2)</sup> | -    |
|                        |                                        |                                                  | MSI clock = 65 kHz, $f_{HCLK} = 32$ kHz, Flash ON   | $T_A = -40$ to $25\text{ }^{\circ}\text{C}$ | 17                 | 23   |
|                        |                                        |                                                  |                                                     | $T_A = 85\text{ }^{\circ}\text{C}$          | 19.5               | 63   |
|                        |                                        |                                                  |                                                     | $T_A = 105\text{ }^{\circ}\text{C}$         | 23                 | 69   |
|                        |                                        |                                                  |                                                     | $T_A = 125\text{ }^{\circ}\text{C}$         | 32.5               | 90   |
|                        |                                        |                                                  | MSI clock = 65 kHz, $f_{HCLK} = 65$ kHz, Flash ON   | $T_A = -40$ to $25\text{ }^{\circ}\text{C}$ | 17                 | 23   |
|                        |                                        |                                                  |                                                     | $T_A = 85\text{ }^{\circ}\text{C}$          | 20                 | 63   |
|                        |                                        |                                                  |                                                     | $T_A = 105\text{ }^{\circ}\text{C}$         | 23.5               | 69   |
|                        |                                        |                                                  |                                                     | $T_A = 125\text{ }^{\circ}\text{C}$         | 32.5               | 90   |
|                        |                                        |                                                  | MSI clock = 131 kHz, $f_{HCLK} = 131$ kHz, Flash ON | $T_A = -40$ to $25\text{ }^{\circ}\text{C}$ | 19.5               | 36   |
|                        |                                        |                                                  |                                                     | $T_A = 55\text{ }^{\circ}\text{C}$          | 20.5               | 64   |
|                        |                                        |                                                  |                                                     | $T_A = 85\text{ }^{\circ}\text{C}$          | 22.5               | 66   |
|                        |                                        |                                                  |                                                     | $T_A = 105\text{ }^{\circ}\text{C}$         | 26                 | 72   |
|                        |                                        |                                                  |                                                     | $T_A = 125\text{ }^{\circ}\text{C}$         | 35                 | 95   |

1. Guaranteed by characterization results at  $125\text{ }^{\circ}\text{C}$ , unless otherwise specified.



2. As the CPU is in Sleep mode, the difference between the current consumption with Flash ON and OFF (nearly  $12\text{ }\mu\text{A}$ ) is the same whatever the clock frequency.

Table 34. Typical and maximum current consumptions in Stop mode

| Symbol          | Parameter                   | Conditions                        | Typ  | Max <sup>(1)</sup> | Unit          |
|-----------------|-----------------------------|-----------------------------------|------|--------------------|---------------|
| $I_{DD}$ (Stop) | Supply current in Stop mode | $T_A = -40$ to $25^\circ\text{C}$ | 0.41 | 1                  | $\mu\text{A}$ |
|                 |                             | $T_A = 55^\circ\text{C}$          | 0.63 | 2.1                |               |
|                 |                             | $T_A = 85^\circ\text{C}$          | 1.7  | 4.5                |               |
|                 |                             | $T_A = 105^\circ\text{C}$         | 4    | 9.6                |               |
|                 |                             | $T_A = 125^\circ\text{C}$         | 11   | 24 <sup>(2)</sup>  |               |

1. Guaranteed by characterization results at  $125^\circ\text{C}$ , unless otherwise specified.

2. Guaranteed by test in production.

Figure 17.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A = 25/55/ 85/105/125^\circ\text{C}$ , Stop mode with RTC enabled and running on LSE Low driveFigure 18.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A = 25/55/85/105/125^\circ\text{C}$ , Stop mode with RTC disabled, all clocks OFF

### 6.3.8 PLL characteristics

The parameters given in [Table 47](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 23](#).

**Table 47. PLL characteristics**

| Symbol         | Parameter                              | Value |     |                    | Unit |
|----------------|----------------------------------------|-------|-----|--------------------|------|
|                |                                        | Min   | Typ | Max <sup>(1)</sup> |      |
| $f_{PLL\_IN}$  | PLL input clock <sup>(2)</sup>         | 2     | -   | 24                 | MHz  |
|                | PLL input clock duty cycle             | 45    | -   | 55                 | %    |
| $f_{PLL\_OUT}$ | PLL output clock                       | 2     | -   | 32                 | MHz  |
| $t_{LOCK}$     | PLL input = 16 MHz<br>PLL VCO = 96 MHz | -     | 115 | 160                | μs   |
| Jitter         | Cycle-to-cycle jitter                  | -     |     | ±600               | ps   |
| $I_{DDA}(PLL)$ | Current consumption on $V_{DDA}$       | -     | 220 | 450                | μA   |
| $I_{DD}(PLL)$  | Current consumption on $V_{DD}$        | -     | 120 | 150                |      |

1. Guaranteed by characterization results.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{PLL\_OUT}$ .

### 6.3.9 Memory characteristics

#### RAM memory

**Table 48. RAM and hardware registers**

| Symbol | Parameter                          | Conditions           | Min  | Typ | Max | Unit |
|--------|------------------------------------|----------------------|------|-----|-----|------|
| VRM    | Data retention mode <sup>(1)</sup> | STOP mode (or RESET) | 1.65 | -   | -   | V    |


1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

#### Flash memory and data EEPROM

**Table 49. Flash memory and data EEPROM characteristics**

| Symbol     | Parameter                                 | Conditions  | Min  | Typ  | Max <sup>(1)</sup> | Unit |
|------------|-------------------------------------------|-------------|------|------|--------------------|------|
| $V_{DD}$   | Operating voltage<br>Read / Write / Erase | -           | 1.65 | -    | 3.6                | V    |
| $t_{prog}$ | Programming time for<br>word or half-page | Erasing     | -    | 3.28 | 3.94               | ms   |
|            |                                           | Programming | -    | 3.28 | 3.94               |      |

Figure 26. I/O AC characteristics definition



### 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$ , except when it is internally driven low (see [Table 59](#)).

Unless otherwise specified, the parameters given in [Table 59](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 23](#).

Table 59. NRST pin characteristics

| Symbol                | Parameter                                       | Conditions                                                             | Min      | Typ                | Max      | Unit |
|-----------------------|-------------------------------------------------|------------------------------------------------------------------------|----------|--------------------|----------|------|
| $V_{IL(NRST)}^{(1)}$  | NRST input low level voltage                    | -                                                                      | $V_{SS}$ | -                  | 0.8      | V    |
| $V_{IH(NRST)}^{(1)}$  | NRST input high level voltage                   | -                                                                      | 1.4      | -                  | $V_{DD}$ |      |
| $V_{OL(NRST)}^{(1)}$  | NRST output low level voltage                   | $I_{OL} = 2 \text{ mA}$<br>$2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$    | -        | -                  | 0.4      |      |
|                       |                                                 | $I_{OL} = 1.5 \text{ mA}$<br>$1.65 \text{ V} < V_{DD} < 2.7 \text{ V}$ | -        | -                  |          |      |
| $V_{hys(NRST)}^{(1)}$ | NRST Schmitt trigger voltage hysteresis         | -                                                                      | -        | $10\%V_{DD}^{(2)}$ | -        |      |
| $R_{PU}$              | Weak pull-up equivalent resistor <sup>(3)</sup> | $V_{IN} = V_{SS}$                                                      | 30       | 45                 | 60       | kΩ   |
| $V_{F(NRST)}^{(1)}$   | NRST input filtered pulse                       | -                                                                      | -        | -                  | 50       | ns   |
| $V_{NF(NRST)}^{(1)}$  | NRST input not filtered pulse                   | -                                                                      | 350      | -                  | -        | ns   |

1. Guaranteed by design.

2. 200 mV minimum value

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

## 6.3.18 Timer characteristics

### TIM timer characteristics

The parameters given in the [Table 67](#) are guaranteed by design.

Refer to [Section 6.3.13: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 67. TIMx characteristics<sup>(1)</sup>**

| Symbol                    | Parameter                                                                                | Conditions                            | Min    | Max                    | Unit                 |
|---------------------------|------------------------------------------------------------------------------------------|---------------------------------------|--------|------------------------|----------------------|
| $t_{\text{res(TIM)}}$     | Timer resolution time                                                                    |                                       | 1      | -                      | $t_{\text{TIMxCLK}}$ |
|                           |                                                                                          | $f_{\text{TIMxCLK}} = 32 \text{ MHz}$ | 31.25  | -                      | ns                   |
| $f_{\text{EXT}}$          | Timer external clock frequency on CH1 to CH4                                             |                                       | 0      | $f_{\text{TIMxCLK}}/2$ | MHz                  |
|                           |                                                                                          | $f_{\text{TIMxCLK}} = 32 \text{ MHz}$ | 0      | 16                     | MHz                  |
| $\text{Res}_{\text{TIM}}$ | Timer resolution                                                                         | -                                     |        | 16                     | bit                  |
| $t_{\text{COUNTER}}$      | 16-bit counter clock period when internal clock is selected (timer's prescaler disabled) | -                                     | 1      | 65536                  | $t_{\text{TIMxCLK}}$ |
|                           |                                                                                          | $f_{\text{TIMxCLK}} = 32 \text{ MHz}$ | 0.0312 | 2048                   | $\mu\text{s}$        |
| $t_{\text{MAX\_COUNT}}$   | Maximum possible count                                                                   | -                                     | -      | $65536 \times 65536$   | $t_{\text{TIMxCLK}}$ |
|                           |                                                                                          | $f_{\text{TIMxCLK}} = 32 \text{ MHz}$ | -      | 134.2                  | s                    |

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

## 6.3.19 Communications interfaces

### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timing requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to [Section 6.3.13: I/O port characteristics](#) for the I2C I/Os characteristics).

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter (see [Table 68](#) for the analog filter characteristics).

Table 71. SPI characteristics in voltage Range 2 <sup>(1)</sup>

| Symbol                         | Parameter                         | Conditions                                       | Min                | Typ        | Max              | Unit |
|--------------------------------|-----------------------------------|--------------------------------------------------|--------------------|------------|------------------|------|
| $f_{SCK}$<br>$1/t_{c(SCK)}$    | SPI clock frequency               | Master mode                                      | -                  | -          | 8                | MHz  |
|                                |                                   | Slave mode Transmitter<br>$1.65 < V_{DD} < 3.6V$ |                    |            | 8                |      |
|                                |                                   | Slave mode Transmitter<br>$2.7 < V_{DD} < 3.6V$  |                    |            | 8 <sup>(2)</sup> |      |
| $Duty_{(SCK)}$                 | Duty cycle of SPI clock frequency | Slave mode                                       | 30                 | 50         | 70               | %    |
| $t_{su(NSS)}$                  | NSS setup time                    | Slave mode, SPI presc = 2                        | $4 \cdot T_{pclk}$ | -          | -                | ns   |
| $t_{h(NSS)}$                   | NSS hold time                     | Slave mode, SPI presc = 2                        | $2 \cdot T_{pclk}$ | -          | -                |      |
| $t_{w(SCKH)}$<br>$t_{w(SCKL)}$ | SCK high and low time             | Master mode                                      | $T_{pclk} - 2$     | $T_{pclk}$ | $T_{pclk} + 2$   |      |
| $t_{su(MI)}$                   | Data input setup time             | Master mode                                      | 0                  | -          | -                |      |
| $t_{su(SI)}$                   |                                   | Slave mode                                       | 3                  | -          | -                |      |
| $t_{h(MI)}$                    | Data input hold time              | Master mode                                      | 11                 | -          | -                |      |
| $t_{h(SI)}$                    |                                   | Slave mode                                       | 4.5                | -          | -                |      |
| $t_{a(SO)}$                    | Data output access time           | Slave mode                                       | 18                 | -          | 52               |      |
| $t_{dis(SO)}$                  | Data output disable time          | Slave mode                                       | 12                 | -          | 42               |      |
| $t_{v(SO)}$                    | Data output valid time            | Slave mode                                       | -                  | 20         | 56.5             |      |
| $t_{v(MO)}$                    |                                   | Master mode                                      | -                  | 5          | 9                |      |
| $t_{h(SO)}$                    | Data output hold time             | Slave mode                                       | 13                 | -          | -                |      |
| $t_{h(MO)}$                    |                                   | Master mode                                      | 3                  | -          | -                |      |

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while  $Duty_{(SCK)} = 50\%$ .




## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status *are available at* [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 7.1 LQFP64 package information

Figure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline




1. Drawing is not to scale.

**Table 75. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data (continued)**

| Symbol | millimeters |     |       | inches <sup>(1)</sup> |     |        |
|--------|-------------|-----|-------|-----------------------|-----|--------|
|        | Min         | Typ | Max   | Min                   | Typ | Max    |
| ddd    | -           | -   | 0.080 | -                     | -   | 0.0031 |
| eee    | -           | -   | 0.150 | -                     | -   | 0.0059 |
| fff    | -           | -   | 0.050 | -                     | -   | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 41. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array recommended footprint****Table 76. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)**

| Dimension    | Recommended values                                              |
|--------------|-----------------------------------------------------------------|
| Pitch        | 0.5                                                             |
| Dpad         | 0.27 mm                                                         |
| Dsm          | 0.35 mm typ. (depends on the soldermask registration tolerance) |
| Solder paste | 0.27 mm aperture diameter.                                      |


**Note:** *Non solder mask defined (NSMD) pads are recommended.  
4 to 6 mils solder paste screen printing process.*

### Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

**Figure 56. UFQFPN32 marking example (package top view)**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 7.8 Thermal characteristics

The maximum chip-junction temperature,  $T_J \text{ max}$ , in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$  is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D \text{ max}$  is the sum of  $P_{INT} \text{ max}$  and  $P_{I/O} \text{ max}$  ( $P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$ ),
- $P_{INT} \text{ max}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O} \text{ max}$  represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \Sigma (V_{OL} \times I_{OL}) + \Sigma (V_{DD} - V_{OH}) \times I_{OH},$$

taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.

**Table 84. Thermal characteristics**

| Symbol        | Parameter                                                                        | Value | Unit |
|---------------|----------------------------------------------------------------------------------|-------|------|
| $\Theta_{JA}$ | <b>Thermal resistance junction-ambient</b><br>TFBGA64 - 5 x 5 mm / 0.5 mm pitch  | 61    | °C/W |
|               | <b>Thermal resistance junction-ambient</b><br>LQFP64 - 10 x 10 mm / 0.5 mm pitch | 45    |      |
|               | <b>Thermal resistance junction-ambient</b><br>Standard WLCSP36 - 0.4 mm pitch    | 63    |      |
|               | <b>Thermal resistance junction-ambient</b><br>Thin WLCSP36 - 0.4 mm pitch        | 59    |      |
|               | <b>Thermal resistance junction-ambient</b><br>LQFP48 - 7 x 7 mm / 0.5 mm pitch   | 55    |      |
|               | <b>Thermal resistance junction-ambient</b><br>LQFP32 - 7 x 7 mm / 0.8 mm pitch   | 57    |      |
|               | <b>Thermal resistance junction-ambient</b><br>UFQFPN32 - 5 x 5 mm / 0.5 mm pitch | 38    |      |

Table 86. Document revision history (continued)

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 08-Sep-2015 | 5        | <p>Updated LQFP64, TFBGA64 and LQFP48 pinout/ballout schematics to highlight pin/ball supplied through VDDIO2.</p> <p>Updated current consumption in Run mode in <a href="#">Section : Features</a>.</p> <p>Updated <a href="#">Figure 6: STM32L051x6/8 WLCSP36 ballout</a> and <a href="#">Figure 4: STM32L051x6/8 TFBGA64 ballout - 5x 5 mm</a> to change bump to top view. Renamed BOOT1 into nBOOT1. Changed USARTx_RTS into USARTx_RTS_DE and LPUARTx_RTS into LPUARTx_RTS_DE.</p> <p>Changed I/O structure to FT for PC15 in <a href="#">Table 15: STM32L051x6/8 pin definitions</a></p> <p>ADC no more available in Low-power run and Low-power Sleep modes in <a href="#">Table 5: Functionalities depending on the working mode (from Run/active down to standby)</a>.</p> <p>Updated <a href="#">Figure 7: STM32L051x6/8 LQFP32 pinout</a> (PC14).</p> <p>Suppressed I2C2_SMBA alternate function for PB12 in <a href="#">Table 15: STM32L051x6/8 pin definitions</a> and <a href="#">Table 17: Alternate function port B</a>.</p> <p>In whole <a href="#">Section 6: Electrical characteristics</a>, modified notes related to characteristics guaranteed by design and by tests during characterization.</p> <p>Added <math>\Sigma I_{VDDIO2}</math> and updated <math>\Sigma I_{IO(PIN)}</math> in <a href="#">Table 21: Current characteristics</a>. Updated <a href="#">Table 20: Voltage characteristics</a>.</p> <p>Changed temperature condition in <a href="#">Table 8: Internal voltage reference measured values</a> and <a href="#">Table 25: Embedded internal reference voltage calibration values</a>.</p> <p>Updated TCoeff in <a href="#">Table 26: Embedded internal reference voltage</a>.</p> <p>Updated <a href="#">Figure 16: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS</a>, <a href="#">Figure 17: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive</a> and <a href="#">Figure 18: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF</a>.</p> <p>Added note related to Standby mode in <a href="#">Table 38: Peripheral current consumption in Stop and Standby mode</a>.</p> <p>Updated <a href="#">Table 39: Low-power mode wakeup timings</a></p> <p>Updated MSI oscillator temperature frequency drift in <a href="#">Table 46: MSI oscillator characteristics</a>.</p> <p>Updated <a href="#">Table 55: I/O current injection susceptibility</a>, <a href="#">Table 56: I/O static characteristics</a> and <a href="#">Table 58: I/O AC characteristics</a>.</p> <p><a href="#">Section : I2C interface characteristics</a>: updated introduction, <a href="#">Table 68: I2C analog filter characteristics</a>.</p> <p>updated <a href="#">Figure 32: SPI timing diagram - slave mode and CPHA = 0</a>.</p> <p>Updated <a href="#">Table 51: EMS characteristics</a> and <a href="#">Table 52: EMI characteristics</a>.</p> <p>Added <math>t_{UP\_LDO}</math> in <a href="#">Table 60: ADC characteristics</a>.</p> <p>Added <a href="#">Section : Device marking for LQFP64</a> and <a href="#">Section : Device marking for standard WLCSP36</a>. Updated <a href="#">Section : Device marking for TFBGA64</a>, <a href="#">Section : Device marking for LQFP48</a>, <a href="#">Section : Device marking for LQFP32</a> and <a href="#">Section : Device marking for UFQFPN32</a>.</p> <p>Updated note below marking schematics in <a href="#">Section 7: Package information</a>. Added <a href="#">Figure 46: WLCSP36 - 2.596 x 2.868 mm, 0.4 mm pitch wafer level chip scale package outline</a>.</p> |