



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	29
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-UFBGA, WLCSP
Supplier Device Package	36-WLCSP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l051t8y6tr

# **Contents**

1	Intro	Introduction 9					
2	Desc	ription	10				
	2.1	Device overview	.11				
	2.2	Ultra-low-power device continuum	13				
3	Func	ional overview	14				
	3.1	Low-power modes	14				
	3.2	Interconnect matrix	18				
	3.3	ARM® Cortex®-M0+ core with MPU	19				
	3.4	Reset and supply management	20				
		3.4.1 Power supply schemes					
		3.4.2 Power supply supervisor	20				
		3.4.3 Voltage regulator	21				
	3.5	Clock management	21				
	3.6	Low-power real-time clock and backup registers	24				
	3.7	General-purpose inputs/outputs (GPIOs)	24				
	3.8	Memories	25				
	3.9	Boot modes	25				
	3.10	Direct memory access (DMA)	26				
	3.11	Analog-to-digital converter (ADC)	26				
	3.12	Temperature sensor	26				
		3.12.1 Internal voltage reference (V <sub>REFINT</sub> )	27				
	3.13	Ultra-low-power comparators and reference voltage					
	3.14	System configuration controller					
	3.15	Timers and watchdogs					
		3.15.1 General-purpose timers (TIM2, TIM21 and TIM22)					
		3.15.2 Low-power Timer (LPTIM)					
		3.15.3 Basic timer (TIM6)	29				
		3.15.4 SysTick timer	29				
		3.15.5 Independent watchdog (IWDG)	29				
		3.15.6 Window watchdog (WWDG)	29				



# **List of figures**

Figure 1.	STM32L051x6/8 block diagram	
Figure 2.	Clock tree	
Figure 3.	STM32L051x6/8 LQFP64 pinout - 10 x 10 mm	
Figure 4.	STM32L051x6/8 TFBGA64 ballout - 5x 5 mm	
Figure 5.	STM32L051x6/8 LQFP48 pinout - 7 x 7 mm	
Figure 6.	STM32L051x6/8 WLCSP36 ballout	
Figure 7.	STM32L051x6/8 LQFP32 pinout	
Figure 8.	STM32L051x6/8 UFQFPN32 pinout	
Figure 9.	Memory map	46
Figure 10.	Pin loading conditions	47
Figure 11.	Pin input voltage	47
Figure 12.	Power supply scheme	
Figure 13.	Current consumption measurement scheme	48
Figure 14.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSE, 1WS	57
Figure 15.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	57
Figure 16.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running	
	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	61
Figure 17.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
_	and running on LSE Low drive	62
Figure 18.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
_	all clocks OFF	62
Figure 19.	High-speed external clock source AC timing diagram	67
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 21.	HSE oscillator circuit diagram	
Figure 22.	Typical application with a 32.768 kHz crystal	
Figure 23.	HSI16 minimum and maximum value versus temperature	
Figure 24.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 25.	VIH/VIL versus VDD (TTL I/Os)	
Figure 26.	I/O AC characteristics definition	
Figure 27.	Recommended NRST pin protection	
Figure 28.	ADC accuracy characteristics	
Figure 29.	Typical connection diagram using the ADC	
Figure 30.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	
Figure 31.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	
Figure 32.	SPI timing diagram - slave mode and CPHA = 0	
Figure 33.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	97
Figure 34.	SPI timing diagram - master mode <sup>(1)</sup>	98
Figure 35.	SPI timing diagram - master mode <sup>(1)</sup>	100
Figure 36.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	100
Figure 37.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 38.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	
Figure 39.	LQFP64 marking example (package top view)	
Figure 40.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
. iguio 40.	grid array package outline	105
Figure 41.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
. 19410 111	,grid array recommended footprint	106



Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)<sup>(1)</sup>

			Low-	Low-		Stop	Standby	
IPs	Ps Run/Active Sleep power power run sleep		power sleep		Wakeup capability		Wakeup capability	
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Υ	Y				
Inter-Connect Controller	Y	Y	Y	Y	Υ			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
USART	0	0	0	0	O <sup>(3)</sup>	0	-	
LPUART	0	0	0	0	O <sup>(3)</sup>	0	-	
SPI	0	0	0	0				
I2C	0	0	0	0	O <sup>(4)</sup>	0		
ADC	0	0						
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0	I	
16-bit timers	0	0	0	0			ı	
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0			1	
SysTick Timer	0	0	0	0			-	
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 μs	0.36 µs	3 µs	32 µs		3.5 µs 50 µs		50 µs



#### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L051x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- · provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.4 Reset and supply management

#### 3.4.1 Power supply schemes

- V<sub>DD</sub> = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.

#### 3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the



- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
   The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

#### RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

#### Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

#### • Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

## Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

5//

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address		
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B		
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F		

Table 7. Temperature sensor calibration values

## 3.12.1 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage,  $V_{REF+}$ , is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V <sub>DDA</sub> = 3 V	0x1FF8 0078 - 0x1FF8 0079

## 3.13 Ultra-low-power comparators and reference voltage

The STM32L051x6/8 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
  - External I/O pins
  - Internal reference voltage (V<sub>REFINT</sub>)
  - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

#### 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 $\sigma$ ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.6 V (for the 1.65 V  $\leq$ V $_{DD}$   $\leq$ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

## 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.



#### 6.2 **Absolute maximum ratings**

Stresses above the absolute maximum ratings listed in Table 20: Voltage characteristics, Table 21: Current characteristics, and Table 22: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Definition	Min	Max	Unit			
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including V <sub>DDA</sub> , V <sub>DDIO2</sub> , V <sub>DD</sub> ) <sup>(1)</sup>	-0.3	4.0				
	Input voltage on FT and FTf pins	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0				
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TC pins	V <sub>SS</sub> -0.3	4.0	V			
	Input voltage on BOOT0	V <sub>SS</sub>	V <sub>DD</sub> +4.0				
	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0				
$ \Delta V_{DD} $	Variations between different V <sub>DDx</sub> power pins	-	50				
V <sub>DDA</sub> -V <sub>DDx</sub>	Variations between any $V_{DDx}$ and $V_{DDA}$ power pins <sup>(3)</sup>	-	300	mV			
ΔV <sub>SS</sub>	Variations between all different ground pins	-	50				
V <sub>REF+</sub> –V <sub>DDA</sub>	Allowed voltage difference for V <sub>REF+</sub> > V <sub>DDA</sub>	-	0.4	V			
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3.11					

Table 20. Voltage characteristics

(human body model)

All main power ( $V_{DD}$ ,  $V_{DDIO2}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

<sup>2.</sup> V<sub>IN</sub> maximum must always be respected. Refer to *Table 21* for maximum allowed injected current values.

It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and device operation. V<sub>DDIO2</sub> is independent from V<sub>DD</sub> and V<sub>DDA</sub>: its value does not need to respect this rule.

# 6.3 Operating conditions

## 6.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
$f_{HCLK}$	Internal AHB clock frequency	-	0	32		
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	32	MHz	
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	32		
FOLKZ		BOR detector disabled	1.65	3.6		
$V_{DD}$	Standard operating voltage	BOR detector enabled, at power-on	1.8	3.6	V	
		BOR detector disabled, after power-on	1.65	3.6		
$V_{DDA}$	Analog operating voltage (all features)	Must be the same voltage as V <sub>DD</sub> <sup>(1)</sup>	1.65	3.6	V	
V <sub>DDIO2</sub>	Standard operating voltage	-	1.65	3.6	V	
	Input voltage on FT, FTf and RST	2.0 V ≤V <sub>DD</sub> ≤3.6 V	-0.3	5.5		
M	pins <sup>(2)</sup>	1.65 V ≤V <sub>DD</sub> ≤2.0 V	-0.3	5.2	1	
$V_{IN}$	Input voltage on BOOT0 pin	-	0	5.5	- V	
	Input voltage on TC pin	-	-0.3	V <sub>DD</sub> +0.3		
		TFBGA64 package	-	327		
		LQFP64 package	-	444		
	Power dissipation at $T_A$ = 85 °C (range 6) or $T_A$ =105 °C (rage 7) (3)	LQFP48 package	-	363		
		Standard WLCSP36 package	-	318		
		Thin WLCSP36 package	-	338		
		LQFP32 package	-	351		
<b>D</b>		UFQFPN32	-	526		
$P_D$		TFBGA64 package	-	81	mW	
		LQFP64 package	-	111		
		LQFP48 package	-	91	1	
	Power dissipation at T <sub>A</sub> = 125 °C (range 3) <sup>(3)</sup>	Standard WLCSP36 package	-	79	1	
	(	Thin WLCSP36 package	-	84	1	
		LQFP32 package	-	88	1	
		UFQFPN32	-	132		

Table 27. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Co	nditions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit	
				1 MHz	165	230		
			Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0]=11	2 MHz	290	360	μΑ	
				4 MHz	555	630		
		f <sub>HSE</sub> = f <sub>HCLK</sub> up to		4 MHz	0.665	0.74		
		16 MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10,	8 MHz	1.3	1.4		
	Cupaly	16 MHz (PLL ON) <sup>(2)</sup>			16 MHz	2.6	2.8	mΛ
I <sub>DD</sub>	Supply current in			8 MHz	1.55	1.7	mA	
(Run from	Run mode, code			Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	16 MHz	3.1 3.4		
Flash)	executed			32 MHz	6.3	6.8		
	from Flash		MSI clock Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	65 kHz	36.5	110		
		MSI clock		524 kHz	99.5	190	μΑ	
				4.2 MHz	620	700		
		HSI alaak	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	mΛ	
		HSI clock	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	6.25	7	mA	

<sup>1.</sup> Guaranteed by characterization results at 125 °C, unless otherwise specified.

Table 28. Current consumption in Run mode vs code type, code with data processing running from Flash

Symbol	Parameter		f <sub>HCLK</sub>	Тур	Unit		
				Dhrystone		555	
				CoreMark		585	
			Range 3, V <sub>CORE</sub> =1.2 V,	Fibonacci	4 MHz	440	μA
	Committee	Supply current in Run mode, code executed from Flash $f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) <sup>(1)</sup>	VOS[1:0]=11	while(1)	1 1411 12	355	,
I <sub>DD</sub> (Run	current in Run mode,			while(1), prefetch OFF		353	
from Flash)	m code		Range 1, V <sub>CORE</sub> =1.8 V,	Dhrystone	32 MHz	6.3	
i iasii)	from Flash			CoreMark		6.3	mA
				Fibonacci		6.55	
			VOS[1:0]=01	while(1)		5.4	
				while(1), prefetch OFF		5.2	

<sup>1.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 29. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3,	1 MHz	135	170	
			V <sub>CORE</sub> =1.2 V,	2 MHz	240	270	μΑ
			VOS[1:0]=11	4 MHz	450	480	
		$f_{HSE} = f_{HCLK}$ up to 16	Range 2,	4 MHz	0.52	0.6	
		MHz included, $f_{HSE} = f_{HCLK}/2$ above	V <sub>CORE</sub> =1.5 ,V,	8 MHz	1	1.2	
		16 MHz (PLL ON) <sup>(2)</sup>	16 MHz (PLL ON) <sup>(2)</sup> VOS[1:0]=10	16 MHz	2	2.3	mA
	Cupply ourrent in	١	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	8 MHz	1.25	1.4	
I <sub>DD</sub> (Run	Supply current in Run mode, code			16 MHz	2.45	2.8	
from RAM)	executed from RAM, Flash			32 MHz	5.1	5.4	
TV-tivi)	switched off		Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	65 kHz	34.5	75	μΑ
		MSI clock		524 kHz	83	120	
				4.2 MHz	485	540	
		HSI16 clock source	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	A
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	5.1	5.6	mA

<sup>1.</sup> Guaranteed by characterization results at 125  $^{\circ}$ C, unless otherwise specified.

Table 30. Current consumption in Run mode vs code type, code with data processing running from RAM<sup>(1)</sup>

Symbol	Parameter			f <sub>HCLK</sub>	Тур	Unit	
		Supply current in Run mode, code executed from RAM, Flash switched off $f_{HSE} = f_{HCLK}$ up to 16 MHz included, $f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) <sup>(2)</sup>		Dhrystone		450	μА
	from executed from		Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	CoreMark	4 MHz	575	
				Fibonacci	4 1/11 12	370	
I <sub>DD</sub> (Run				while(1)		340	
1				Dhrystone	- 32 MHz	5.1	
			Range 1, V <sub>CORE</sub> =1.8 V,	CoreMark		6.25	mA
			V <sub>CORE</sub> -1.6 V, VOS[1:0]=01	Fibonacci		4.4	
				while(1)		4.7	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- $\bullet \hspace{0.5cm}$  all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked OFF
  - with only one peripheral clocked on

Table 37. Peripheral current consumption in Run or Sleep mode<sup>(1)</sup>

		Typical	consumption, V	<sub>DD</sub> = 3.0 V, T <sub>A</sub> =	25 °C	
Peripheral		Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	
	LPTIM1	10	8.5	6.5	8	
	LPUART1	8	6.5	5.5	6	
APB1	SPI2	9	4.5	3.5	4	μΑ/MHz (f <sub>HCLK</sub> )
	USART2	14.5	12	9.5	11	('HCLK)
	TIM2	10.5	8.5	7	9	
	TIM6	3.5	3	2.5	2	
	WWDG	3	2	2	2	
	ADC1 <sup>(2)</sup>	5.5	5	3.5	4	μΑ/MHz
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	
AFD2	TIM22	7	6	5	6	(f <sub>HCLK</sub> )
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	
	GPIOA	3.5	3	2.5	2.5	
Cortex-	GPIOB	3.5	2.5	2	2.5	μΑ/MHz
M0+ core I/O port	GPIOC	8.5	6.5	5.5	7	(f <sub>HCLK</sub> )
-	GPIOD	1	0.5	0.5	0.5	
	CRC	1.5	1	1	1	μΑ/ΜΗz (f <sub>HCLK</sub> )
AHB	FLASH	0(3)	0(3)	0 <sup>(3)</sup>	0 <sup>(3)</sup>	
	DMA1	10	8	6.5	8.5	('FICEK)



#### 6.3.6 **External clock source characteristics**

## High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 19.

Table 40. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source		1	8	32	MHz
f <sub>HSE_ext</sub>	frequency	CSS is OFF, PLL not used	0	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	ı	0.3V <sub>DD</sub>	V
$t_{w(HSE)} \ t_{w(HSE)}$	OSC_IN high or low time		12	ı	-	ns
t <sub>r(HSE)</sub>	OSC_IN rise or fall time	-	-	-	20	113
C <sub>in(HSE)</sub>	OSC_IN input capacitance		-	2.6	-	pF
DuCy <sub>(HSE)</sub>	Duty cycle		45	-	55	%
IL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

<sup>1.</sup> Guaranteed by design.

 $V_{\mathsf{HSEH}}$ 90% 10%  $V_{HSEL}$ -T<sub>HSE</sub>  $f_{\mathsf{HSE\_ext}}$ EXTERNAL CLOCK SOURCE OSC\_IN STM32Lxx ai18232c

Figure 19. High-speed external clock source AC timing diagram

Table 49. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
	Average current during the whole programming / erase operation		-	500	700	μΑ
I <sub>DD</sub>	Maximum current (peak) during the whole programming / erase operation	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.6 V	-	1.5	2.5	mA

<sup>1.</sup> Guaranteed by design.

Table 50. Flash memory and data EEPROM endurance and retention

	P	0	Value	11.74	
Symbol	Parameter	Conditions	Value Min <sup>(1)</sup> 10  100  0.2  2  30  30	Unit	
	Cycling (erase / write) Program memory	T <sub>A</sub> = -40°C to 105 °C	10		
N <sub>CYC</sub> <sup>(2)</sup>	Cycling (erase / write) EEPROM data memory	14 = -40 C to 103 C	100	kcycles	
INCYC.	Cycling (erase / write) Program memory	T <sub>A</sub> = -40°C to 125 °C	0.2		
	Cycling (erase / write) EEPROM data memory	1 1 <sub>A</sub> = -40 C to 125 C	2		
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	T <sub>RET</sub> = +85 °C	30		
	Data retention (EEPROM data memory) after 100 kcycles at $T_A$ = 85 °C	TRET - 103 C	30	years	
t <sub>RET</sub> <sup>(2)</sup>	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	T <sub>RFT</sub> = +105 °C	- 10		
'RET'	Data retention (EEPROM data memory) after 100 kcycles at T <sub>A</sub> = 105 °C	TRET - 1103 C			
	Data retention (program memory) after 200 cycles at T <sub>A</sub> = 125 °C	T <sub>RFT</sub> = +125 °C			
	Data retention (EEPROM data memory) after 2 kcycles at T <sub>A</sub> = 125 °C				

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Characterization is done according to JEDEC JESD22-A117.

## 6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 53. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

<sup>1.</sup> Guaranteed by characterization results.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

**Table 54. Electrical sensitivities** 

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +125 °C conforming to JESD78A	II level A

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status *are available at www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 LQFP64 package information




Figure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

## 7.3 LQFP48 package information




Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 81. WLCSP36 recommended PCB design rules

Dimension	Recommended values		
Pitch	0.4 mm		
Dpad	260 µm max. (circular) 220 µm recommended		
Dsm	300 μm min. (for 260 μm diameter pad)		
PCB pad design	Non-solder mask defined via underbump allowed		

## 7.6 LQFP32 package information

Figure 51. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.

57

#### **Device marking for LQFP32**

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 53. LQFP32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.




Table 83. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020		
A3	-	0.152	-	-	0.0060	-		
b	0.180	0.230	0.280	0.0071	0.0091	0.0110		
D	4.900	5.000	5.100	0.1929	0.1969	0.2008		
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E	4.900	5.000	5.100	0.1929	0.1969	0.2008		
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
е	-	0.500	-	-	0.0197	-		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
ddd	-	-	0.080	-	-	0.0031		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 55. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat recommended footprint



1. Dimensions are expressed in millimeters.