



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 1000 |
| Number of Logic Elements/Cells | 12800 |
| Total RAM Bits | 368640 |
| Number of I/O | 100 |
| Number of Gates | - |
| Voltage - Supply | $0.95V \sim 1.05V$ |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 196-LBGA, CSPBGA |
| Supplier Device Package | 196-CSBGA (15x15) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7s15-1ftgb196c |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

| Symbol | Description | Min | Max | Units |
|--------------------------------------|--|------|------------------|-------|
| | I/O input voltage. | -0.4 | $V_{CCO} + 0.55$ | V |
| V _{IN} ⁽²⁾⁽³⁾⁽⁴⁾ | I/O input voltage (when $V_{CCO} = 3.3V$) for V_{REF} and differential I/O standards except TMDS_33. ⁽⁵⁾ | -0.4 | 2.625 | V |
| V _{CCBATT} | Key memory battery backup supply. | -0.5 | 2.0 | V |
| XADC | | | | |
| V _{CCADC} | XADC supply relative to GNDADC. | -0.5 | 2.0 | V |
| V _{REFP} | XADC reference input relative to GNDADC. | -0.5 | 2.0 | V |
| Temperature | | | | |
| T _{STG} | Storage temperature (ambient). | -65 | 150 | °C |
| т | Maximum soldering temperature for Pb/Sn component bodies. ⁽⁶⁾ | _ | +220 | °C |
| ISOL | Maximum soldering temperature for Pb-free component bodies. ⁽⁶⁾ | _ | +260 | °C |
| Tj | Maximum junction temperature. ⁽⁶⁾ | _ | +125 | °C |

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

2. The lower absolute voltage specification always applies.

3. For I/O operation, refer to the 7 Series FPGAs SelectIO Resources User Guide (UG471) [Ref 3].

4. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4.

5. See Table 9 for TMDS_33 specifications.

6. For soldering guidelines and thermal considerations, see the 7 Series FPGA Packaging and Pinout Specification (UG475) [Ref 4].



Table 9: Differential SelectIO DC Input and Output Levels

| | V _{ICM} ⁽¹⁾ | | V _{ID} ⁽²⁾ | | V _{OCM} ⁽³⁾ | | | V _{OD} ⁽⁴⁾ | | | | |
|--------------|---------------------------------|-----------|--------------------------------|-----------|---------------------------------|-----------|-------------------|--------------------------------|--------------------------|-----------|-----------|-----------|
| I/O Standard | V, Min | V, Тур | V, Max | V, Min | V, Тур | V, Max | V, Min | V, Тур | V, Max | V, Min | V, Тур | V, Max |
| BLVDS_25 | 0.300 | 1.200 | 1.425 | 0.100 | - | - | - | 1.250 | - | | Note 5 | 5 |
| MINI_LVDS_25 | 0.300 | 1.200 | V _{CCAUX} | 0.200 | 0.400 | 0.600 | 1.000 | 1.200 | 1.400 | 0.300 | 0.450 | 0.600 |
| PPDS_25 | 0.200 | 0.900 | V _{CCAUX} | 0.100 | 0.250 | 0.400 | 0.500 | 0.950 | 1.400 | 0.100 | 0.250 | 0.400 |
| RSDS_25 | 0.300 | 0.900 | 1.500 | 0.100 | 0.350 | 0.600 | 1.000 | 1.200 | 1.400 | 0.100 | 0.350 | 0.600 |
| TMDS_33 | 2.700 | 2.965 | 3.230 | 0.150 | 0.675 | 1.200 | $V_{CCO} - 0.405$ | $V_{CCO} - 0.300$ | V _{CCO} – 0.190 | 0.400 | 0.600 | 0.800 |

Notes:

1. V_{ICM} is the input common mode voltage.

2. V_{ID} is the input differential voltage (Q – \overline{Q}).

3. V_{OCM} is the output common mode voltage.

4. V_{OD} is the output differential voltage (Q – \overline{Q}).

5. V_{OD} for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | V _{ID} ⁽²⁾ | | V _{OL} ⁽³⁾ | V _{OH} ⁽⁴⁾ | I _{OL} | I _{ОН} | |
|-----------------|---------------------------------|--------|--------------------------------|--------|--------------------------------|--------------------------------|-------------------------------|-----------------|---------|
| iyo Standaru | V, Min | V, Тур | V, Max | V, Min | V, Max | V, Max | V, Min | mA, Max | mA, Min |
| DIFF_HSTL_I | 0.300 | 0.750 | 1.125 | 0.100 | - | 0.400 | V _{CCO} – 0.400 | 8.00 | -8.00 |
| DIFF_HSTL_I_18 | 0.300 | 0.900 | 1.425 | 0.100 | - | 0.400 | V _{CCO} – 0.400 | 8.00 | -8.00 |
| DIFF_HSTL_II | 0.300 | 0.750 | 1.125 | 0.100 | - | 0.400 | V _{CCO} – 0.400 | 16.00 | -16.00 |
| DIFF_HSTL_II_18 | 0.300 | 0.900 | 1.425 | 0.100 | - | 0.400 | V _{CCO} – 0.400 | 16.00 | -16.00 |
| DIFF_HSUL_12 | 0.300 | 0.600 | 0.850 | 0.100 | - | 20% V _{CCO} | 80% V _{CCO} | 0.100 | -0.100 |
| DIFF_MOBILE_DDR | 0.300 | 0.900 | 1.425 | 0.100 | - | 10% V _{CCO} | 90% V _{CCO} | 0.100 | -0.100 |
| DIFF_SSTL135 | 0.300 | 0.675 | 1.000 | 0.100 | - | (V _{CCO} /2) – 0.150 | $(V_{CCO}/2) + 0.150$ | 13.0 | -13.0 |
| DIFF_SSTL135_R | 0.300 | 0.675 | 1.000 | 0.100 | - | (V _{CCO} /2) - 0.150 | (V _{CCO} /2) + 0.150 | 8.9 | -8.9 |
| DIFF_SSTL15 | 0.300 | 0.750 | 1.125 | 0.100 | - | (V _{CCO} /2) – 0.175 | $(V_{CCO}/2) + 0.175$ | 13.0 | -13.0 |
| DIFF_SSTL15_R | 0.300 | 0.750 | 1.125 | 0.100 | - | (V _{CCO} /2) – 0.175 | $(V_{CCO}/2) + 0.175$ | 8.9 | -8.9 |
| DIFF_SSTL18_I | 0.300 | 0.900 | 1.425 | 0.100 | - | $(V_{CCO}/2) - 0.470$ | $(V_{\rm CCO}/2) + 0.470$ | 8.00 | -8.00 |
| DIFF_SSTL18_II | 0.300 | 0.900 | 1.425 | 0.100 | - | $(V_{CCO}/2) - 0.600$ | $(V_{CCO}/2) + 0.600$ | 13.4 | -13.4 |

Notes:

1. V_{ICM} is the input common mode voltage.

2. V_{ID} is the input differential voltage $(Q - \overline{Q})$.

3. V_{OL} is the single-ended low-output voltage.

4. V_{OH} is the single-ended high-output voltage.



AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications from the Vivado® Design Suite as outlined in Table 12.

Table 12: Speed Specification Version By Device

| 2018.2.1 | Device |
|----------|--|
| 1.23 | XC7S6, XC7S15, XC7S25, XC7S50, XC7S75, XC7S100 |
| 1.16 | XA7S6, XA7S15, XA7S25, XA7S50, XA7S75, XA7S100 |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows.

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-7 FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 13 correlates the current status of each Spartan-7 device on a per speed grade basis.

| Dovico | | Speed Grade, Temperature Range | e, and V _{CCINT} Operating Voltage |
|---------|---------|--------------------------------|--|
| Device | Advance | Preliminary | Production |
| XC7S6 | | | -2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾ |
| XC7S15 | | | -2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾ |
| XC7S25 | | | -2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾ |
| XC7S50 | | | -2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾ |
| XC7S75 | | | -2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾ |
| XC7S100 | | | -2C (1.0V), -2I (1.0V), -1C (1.0V), -1I (1.0V), -1Q (1.0V), and -1LI (0.95V) ⁽¹⁾ |
| XA7S6 | | | -2I (1.0V), -1I (1.0V), -1Q (1.0V) |
| XA7S15 | | | -2I (1.0V), -1I (1.0V), -1Q (1.0V) |
| XA7S25 | | | -2I (1.0V), -1I (1.0V), -1Q (1.0V) |
| XA7S50 | | | -2I (1.0V), -1I (1.0V), -1Q (1.0V) |
| XA7S75 | | | -2I (1.0V), -1I (1.0V), -1Q (1.0V) |
| XA7S100 | | | -2I (1.0V), -1I (1.0V), -1Q (1.0V) |

| Table 13: Spartan-7 Device Speed G | Frade Designations |
|------------------------------------|--------------------|
|------------------------------------|--------------------|

Notes:

1. The lowest power -1LI devices, where V_{CCINT} = 0.95V, are listed in the Vivado Design Suite as -1IL.

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 14 lists the production released Spartan-7 device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.



| | | V _{CCINT} Operati | ing Voltage, Spee | ed Grade, and Tem | perature Range | | |
|---------|---|--------------------------------|--------------------------------|------------------------------|--------------------------------|------------------------------|--|
| Device | | | 1.0V | | | 0.95V | |
| | -2C | -21 | -1C | -11 | -1I -1Q | | |
| XC7S6 | Vivado tools 2018.2 v1.22 | | | | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.2 v1.22 | |
| XC7S15 | | Vivado tools | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.2 v1.22 | | | |
| XC7S25 | | Vivado tools 2018.1 v1.21 | Vivado tools 2017.4 v1.20 | | | | |
| XC7S50 | Vivado tools 2017.2 v1.17 Vivado 2017.3 | | | | | Vivado tools 2017.2 v1.17 | |
| XC7S75 | | Vivado tools | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.1 v1.21 | | | |
| XC7S100 | Vivado tools 2018.1 v1.21 | | | | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.1 v1.21 | |
| XA7S6 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2018.2.1 v1.16 | | N/A | |
| XA7S15 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2018.2.1 v1.16 | | N/A | |
| XA7S25 | N/A | Vivado tools 2018.1 v1.15 | N/A | Vivado tools | N/A | | |
| XA7S50 | N/A | Vivado tools 2017.3 v1.12 | N/A | Vivado tools | N/A | | |
| XA7S75 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2 | N/A | | |
| XA7S100 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2 | 2018.2.1 v1.16 | N/A | |

Table 14: Spartan-7 Device Production Software and Speed Specification Release

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-7 FPGAs. These values are subject to the same guidelines as the AC Switching Characteristics, page 12.

| TUDIE 13. Networking Applications interface renormance | Table | 15: | Networking A | pplications | Interface | Performance |
|--|-------|-----|--------------|-------------|-----------|-------------|
|--|-------|-----|--------------|-------------|-----------|-------------|

| | V _{CCINT} Oj Grade, a | | | |
|--|-----------------------------------|-------------|-------|-------|
| Description | 1 | 0V | 0.95V | Units |
| | -2C/-2I | -1C/-1I/-1Q | -1LI | |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) | 680 | 600 | 600 | Mb/s |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | 1250 | 950 | 950 | Mb/s |
| SDR LVDS receiver ⁽¹⁾ | 680 | 600 | 600 | Mb/s |



Table 15: Networking Applications Interface Performances (Cont'd)

| | | V _{CCINT} Operating Voltage, Speed Grade, and Temperature Range | | | |
|----------------------------------|---------|---|-------|-------|--|
| Description | 1.0V | | 0.95V | Units | |
| | -2C/-2I | -1C/-1I/-1Q | -1LI | | |
| DDR LVDS receiver ⁽¹⁾ | 1250 | 950 | 950 | Mb/s | |

Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 16: Maximum Physical Interface (PHY) Rate for Memory Interface IP available with the Memory Interface Generator⁽¹⁾

| | V _{CCINT} Opera and | | | |
|------------------------|---------------------------------|-------------|-------|-------|
| Memory Standard | 1. | 0V | 0.95V | Units |
| | -2C/-2I | -1C/-1I/-1Q | -1LI | |
| 4:1 Memory Controllers | | · · · · · · | | |
| DDR3 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR3L | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR2 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| 2:1 Memory Controllers | | · · · · | | |
| DDR3 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR3L | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR2 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| LPDDR2 | 667 | 533 | 533 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see the *Zynq-7000 AP SoC and 7 Series FPGAs Memory Interface Solutions User Guide* (UG586) [Ref 7].

2. The maximum PHY rate is 667 Mb/s in the FTGB196 package.

IOB Pad Input/Output/3-State

Table 17 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOPI} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTP} when the INTERMDISABLE pin is used.





| Table | 19: | Input Delay | / Measurement | Methodology | (Cont'd) |
|-------|-----|-------------|---------------|-------------|----------|
|-------|-----|-------------|---------------|-------------|----------|

| Description | I/O Standard Attribute | V _L ⁽¹⁾ | V _H ⁽¹⁾ | V _{MEAS} ⁽³⁾⁽⁵⁾ | V _{REF} ⁽²⁾⁽⁴⁾ |
|-------------|------------------------|-------------------------------|-------------------------------|-------------------------------------|------------------------------------|
| PPDS_25 | PPDS_25 | 1.25 – 0.125 | 1.25 + 0.125 | 0 ⁽⁵⁾ | - |
| RSDS_25 | RSDS_25 | 1.25 – 0.125 | 1.25 + 0.125 | 0 ⁽⁵⁾ | - |
| TMDS_33 | TMDS_33 | 3 – 0.125 | 3 + 0.125 | 0 ⁽⁵⁾ | _ |

Notes:

1. Input waveform switches between V_L and V_H .

Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.

3. Input voltage level from which measurement starts.

4. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in Figure 1.

5. The value given is the differential input voltage.



Table 20: Output Delay Measurement Methodology

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|--|------------------------------------|-------------------------|---|--------------------------|-------------------------|
| LVCMOS, 1.2V | LVCMOS12 | 1M | 0 | 0.6 | 0 |
| LVCMOS, 1.5V | LVCMOS15 | 1M | 0 | 0.75 | 0 |
| LVCMOS, 1.8V | LVCMOS18 | 1M | 0 | 0.9 | 0 |
| LVCMOS, 2.5V | LVCMOS25 | 1M | 0 | 1.25 | 0 |
| LVCMOS, 3.3V | LVCMOS33 | 1M | 0 | 1.65 | 0 |
| LVTTL, 3.3V | LVTTL | 1M | 0 | 1.65 | 0 |
| PCI33, 3.3V | PCI33_3 | 25 | 10 | 1.65 | 0 |
| HSTL (high-speed transceiver logic), Class I, 1.2V | HSTL_I_12 | 50 | 0 | V_{REF} | 0.6 |
| HSTL, Class I, 1.5V | HSTL_I | 50 | 0 | V_{REF} | 0.75 |
| HSTL, Class II, 1.5V | HSTL_II | 25 | 0 | V_{REF} | 0.75 |
| HSTL, Class I, 1.8V | HSTL_I_18 | 50 | 0 | V_{REF} | 0.9 |
| HSTL, Class II, 1.8V | HSTL_II_18 | 25 | 0 | V_{REF} | 0.9 |
| HSUL (high-speed unterminated logic), 1.2V | HSUL_12 | 50 | 0 | V_{REF} | 0.6 |
| SSTL12, 1.2V | SSTL12 | 50 | 0 | V_{REF} | 0.6 |
| SSTL135/SSTL135_R, 1.35V | SSTL135, SSTL135_R | 50 | 0 | V_{REF} | 0.675 |
| SSTL15/SSTL15_R, 1.5V | SSTL15, SSTL15_R | 50 | 0 | V_{REF} | 0.75 |
| SSTL (stub-series terminated logic), Class I & Class II, 1.8V | SSTL18_I, SSTL18_II | 50 | 0 | V _{REF} | 0.9 |
| DIFF_MOBILE_DDR, 1.8V | DIFF_MOBILE_DDR | 50 | 0 | V _{REF} | 0.9 |
| DIFF_HSTL, Class I, 1.2V | DIFF_HSTL_I_12 | 50 | 0 | V_{REF} | 0.6 |
| DIFF_HSTL, Class I & II, 1.5V | DIFF_HSTL_I, DIFF_HSTL_II | 50 | 0 | V_{REF} | 0.75 |
| DIFF_HSTL, Class I & II, 1.8V | DIFF_HSTL_I_18, DIFF_HSTL_II_18 | 50 | 0 | V _{REF} | 0.9 |
| DIFF_HSUL_12, 1.2V | DIFF_HSUL_12 | 50 | 0 | V_{REF} | 0.6 |
| DIFF_SSTL135/DIFF_SSTL135_R, 1.35V | DIFF_SSTL135, DIFF_SSTL135_R | 50 | 0 | V _{REF} | 0.675 |
| DIFF_SSTL15/DIFF_SSTL15_R, 1.5V | DIFF_SSTL15, DIFF_SSTL15_R | 50 | 0 | V _{REF} | 0.75 |
| DIFF_SSTL18, Class I & II, 1.8V | DIFF_SSTL18_I, DIFF_SSTL18_II | 50 | 0 | V _{REF} | 0.9 |
| LVDS, 2.5V | LVDS_25 | 100 | 0 | 0 <mark>(</mark> 2) | 0 |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | 100 | 0 | 0 <mark>(2)</mark> | 0 |
| Mini LVDS, 2.5V | MINI_LVDS_25 | 100 | 0 | 0 <mark>(2)</mark> | 0 |
| PPDS_25 | PPDS_25 | 100 | 0 | 0 <mark>(2)</mark> | 0 |
| RSDS_25 | RSDS_25 | 100 | 0 | 0 <mark>(2)</mark> | 0 |
| TMDS_33 | TMDS_33 | 50 | 0 | 0 <mark>(2)</mark> | 3.3 |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.

2. The value given is the differential output voltage.



Input Serializer/Deserializer Switching Characteristics

Table 23: ISERDES Switching Characteristics

| | Description | V _{CCINT} Ope | | | |
|--|---|------------------------|------------|------------|-------|
| Symbol | | 1. | 0V | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Setup/Hold for Con | itrol Lines | | | | |
| T _{ISCCK_BITSLIP} / T _{ISCKC_} BITSLIP | BITSLIP pin setup/hold with respect to CLKDIV. | 0.02/0.15 | 0.02/0.17 | 0.02/0.17 | ns |
| T _{ISCCK_CE} / T _{ISCKC_CE} | CE pin setup/hold with respect to CLK (for CE1). | 0.50/-0.01 | 0.72/-0.01 | 0.72/-0.01 | ns |
| T _{ISCCK_CE2} / T _{ISCKC_CE2} | CE pin setup/hold with respect to CLKDIV (for CE2). | -0.10/0.36 | -0.10/0.40 | -0.10/0.40 | ns |
| Setup/Hold for Dat | a Lines | | | | |
| T _{ISDCK_D} / T _{ISCKD_D} | D pin setup/hold with respect to CLK. | -0.02/0.14 | -0.02/0.17 | -0.02/0.17 | ns |
| T _{ISDCK_DDLY} / T _{ISCKD_DDLY} | DDLY pin setup/hold with respect to CLK (using IDELAY). ⁽¹⁾ | -0.02/0.14 | -0.02/0.17 | -0.02/0.17 | ns |
| T _{ISDCK_D_DDR} / T _{ISCKD_D_DDR} | D pin setup/hold with respect to CLK at DDR mode. | -0.02/0.14 | -0.02/0.17 | -0.02/0.17 | ns |
| T _{ISDCK_DDLY_DDR} / T _{ISCKD_DDLY_DDR} | D pin setup/hold with respect to CLK at DDR mode (using IDELAY). ⁽¹⁾ | 0.14/0.14 | 0.17/0.17 | 0.17/0.17 | ns |
| Sequential Delays | | - L | 1 | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin. | 0.54 | 0.66 | 0.66 | ns |
| Propagation Delays | 6 | | | | |
| T _{ISDO_DO} | D input to DO output pin. | 0.11 | 0.13 | 0.13 | ns |

Notes:

1. Recorded at 0 tap value.



Table 26: IO_FIFO Switching Characteristics

| | | V _{CCINT} Ope | | | |
|--|-------------------------|------------------------|------------|------------|-------|
| Symbol | Description | 1.0V | | 0.95V | Units |
| | | -2 | -1 | -1L | |
| IO_FIFO Clock to Out | Delays | | | | |
| T _{OFFCKO_DO} | RDCLK to Q outputs. | 0.60 | 0.68 | 0.68 | ns |
| T _{CKO_FLAGS} | Clock to IO_FIFO flags. | 0.61 | 0.77 | 0.77 | ns |
| Setup/Hold | | | | | |
| Т _{ССК_D} /Т _{СКС_D} | D inputs to WRCLK. | 0.51/0.02 | 0.58/0.02 | 0.58/0.02 | ns |
| T _{IFFCCK_WREN} / T _{IFFCKC_WREN} | WREN to WRCLK. | 0.47/-0.01 | 0.53/-0.01 | 0.53/-0.01 | ns |
| T _{OFFCCK_RDEN} / T _{OFFCKC_RDEN} | RDEN to RDCLK. | 0.58/0.02 | 0.66/0.02 | 0.66/0.02 | ns |
| Minimum Pulse Wid | th | | | | |
| T _{PWH_IO_FIFO} | RESET, RDCLK, WRCLK. | 2.15 | 2.15 | 2.15 | ns |
| T _{PWL_IO_FIFO} | RESET, RDCLK, WRCLK. | 2.15 | 2.15 | 2.15 | ns |
| Maximum Frequenc | У | | | | |
| F _{MAX} | RDCLK and WRCLK. | 200.00 | 200.00 | 200.00 | MHz |



CLB Switching Characteristics

Table 27: CLB Switching Characteristics

| | _ | V _{CCINT} Oper | | | |
|--|---|-------------------------|-----------|-----------|---------|
| Symbol | Description | 1.0 | 0V | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Combinatorial | Delays | | | - | |
| T _{ILO} | An – Dn LUT address to A. | 0.11 | 0.13 | 0.13 | ns, Max |
| T _{ILO_2} | An – Dn LUT address to AMUX/CMUX. | 0.30 | 0.36 | 0.36 | ns, Max |
| T _{ILO_3} | An – Dn LUT address to BMUX_A. | 0.46 | 0.55 | 0.55 | ns, Max |
| T _{ITO} | An – Dn inputs to A – D Q outputs. | 1.05 | 1.27 | 1.27 | ns, Max |
| T _{AXA} | AX inputs to AMUX output. | 0.69 | 0.84 | 0.84 | ns, Max |
| T _{AXB} | AX inputs to BMUX output. | 0.66 | 0.83 | 0.83 | ns, Max |
| T _{AXC} | AX inputs to CMUX output. | 0.68 | 0.82 | 0.82 | ns, Max |
| T _{AXD} | AX inputs to DMUX output. | 0.75 | 0.90 | 0.90 | ns, Max |
| T _{BXB} | BX inputs to BMUX output. | 0.57 | 0.69 | 0.69 | ns, Max |
| T _{BXD} | BX inputs to DMUX output. | 0.69 | 0.82 | 0.82 | ns, Max |
| T _{CXC} | CX inputs to CMUX output. | 0.48 | 0.58 | 0.58 | ns, Max |
| T _{CXD} | CX inputs to DMUX output. | 0.59 | 0.71 | 0.71 | ns, Max |
| T _{DXD} | DX inputs to DMUX output. | 0.58 | 0.70 | 0.70 | ns, Max |
| Sequential Del | ays | | | | |
| т _{ско} | Clock to AQ – DQ outputs. | 0.44 | 0.53 | 0.53 | ns, Max |
| Т _{SHCKO} | Clock to AMUX – DMUX outputs. | 0.53 | 0.66 | 0.66 | ns, Max |
| Setup and Hole | d Times of CLB Flip-Flops Before/After Clock CLK | | | | |
| T _{AS} /T _{AH} | AN – DN input to CLK on A – D flip-flops. | 0.09/0.14 | 0.11/0.18 | 0.11/0.18 | ns, Min |
| | AX – DX input to CLK on A – D flip-flops. | 0.07/0.21 | 0.09/0.26 | 0.09/0.26 | ns, Min |
| Т _{DICK} /Т _{СКDI} | AX – DX input through MUXs and/or carry logic to CLK on A – D flip-flops. | 0.66/0.09 | 0.81/0.11 | 0.81/0.11 | ns, Min |
| T _{CECK_CLB} / T _{CKCE_CLB} | CE input to CLK on A – D flip-flops. | 0.17/0.00 | 0.21/0.01 | 0.21/0.01 | ns, Min |
| T_{SRCK}/T_{CKSR} | SR input to CLK on A – D flip-flops. | 0.43/0.04 | 0.53/0.05 | 0.53/0.05 | ns, Min |
| Set/Reset | | | | | |
| T _{SRMIN} | SR input minimum pulse width. | 0.78 | 1.04 | 1.04 | ns, Min |
| T _{RQ} | Delay from SR input to AQ – DQ flip-flops. | 0.59 | 0.71 | 0.71 | ns, Max |
| T _{CEO} | Delay from CE input to AQ – DQ flip-flops. | 0.58 | 0.70 | 0.70 | ns, Max |
| F _{TOG} | Toggle frequency (for export control). | 1286 | 1098 | 1098 | MHz |



CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 28: CLB Distributed RAM Switching Characteristics

| | | V _{CCINT} O | | | |
|--|---|----------------------|-----------|-----------|---------|
| Symbol | Description | 1.0 | OV | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Sequential Delays | | | | | |
| Т _{SHCKO} | Clock to A – B outputs. | 1.09 | 1.32 | 1.32 | ns, Max |
| T _{SHCKO_1} | Clock to AMUX – BMUX outputs. | 1.53 | 1.86 | 1.86 | ns, Max |
| Setup and Hold Times Be | fore/After Clock CLK | | | | |
| T _{DS_LRAM} /T _{DH_LRAM} | A – D inputs to CLK. | 0.60/0.30 | 0.72/0.35 | 0.72/0.35 | ns, Min |
| | Address An inputs to clock. | 0.30/0.60 | 0.37/0.70 | 0.37/0.70 | ns, Min |
| T _{AS_LRAM} /T _{AH_LRAM} | Address An inputs through MUXs and/or carry logic to clock. | 0.77/0.21 | 0.94/0.26 | 0.94/0.26 | ns, Min |
| T _{WS_LRAM} /T _{WH_LRAM} | WE input to clock. | 0.43/0.12 | 0.53/0.17 | 0.53/0.17 | ns, Min |
| T _{CECK_LRAM} /T _{CKCE_LRAM} | CE input to CLK. | 0.44/0.11 | 0.53/0.17 | 0.53/0.17 | ns, Min |
| Clock CLK | | | | | |
| T _{MPW_LRAM} | Minimum pulse width. | 1.13 | 1.25 | 1.25 | ns, Min |
| T _{MCP} | Minimum clock period. | 2.26 | 2.50 | 2.50 | ns, Min |

Notes:

1. T_{SHCKO} also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

| Table | 29: | CLB Shift | Register | Switching | Characteristics |
|-------|-----|------------------|----------|-----------|-----------------|
|-------|-----|------------------|----------|-----------|-----------------|

| | | V _{CCINT} O | | | |
|--|--------------------------------------|----------------------|-----------|-----------|---------|
| Symbol | Description | 1. | 0V | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Sequential Delays | | | | | |
| T _{REG} | Clock to A – D outputs. | 1.33 | 1.61 | 1.61 | ns, Max |
| T _{REG_MUX} | Clock to AMUX – DMUX output. | 1.77 | 2.15 | 2.15 | ns, Max |
| T _{REG_M31} | Clock to DMUX output via M31 output. | 1.23 | 1.46 | 1.46 | ns, Max |
| Setup and Hold Times Before | e/After Clock CLK | | | | |
| T _{WS_SHFREG} / T _{WH_SHFREG} | WE input. | 0.41/0.12 | 0.51/0.17 | 0.51/0.17 | ns, Min |
| T _{CECK_SHFREG} / T _{CKCE_SHFREG} | CE input to CLK. | 0.42/0.11 | 0.52/0.17 | 0.52/0.17 | ns, Min |
| T _{DS_SHFREG} / T _{DH_SHFREG} | A – D inputs to CLK. | 0.37/0.37 | 0.44/0.43 | 0.44/0.43 | ns, Min |
| Clock CLK | | | | | |
| T _{MPW_SHFREG} | Minimum pulse width. | 0.86 | 0.98 | 0.98 | ns, Min |



Clock Buffers and Networks

Table 32: Global Clock Switching Characteristics (Including BUFGCTRL)

| | | V _{CCINT} O | | | |
|---|---------------------------------|----------------------|-----------|-----------|-------|
| Symbol | Description | 1.0V | | 0.95V | Units |
| | | -2 | -1 | -1L | |
| T _{BCCCK_CE} /T _{BCCKC_CE} ⁽¹⁾ | CE pins setup/hold. | 0.13/0.40 | 0.16/0.41 | 0.16/0.41 | ns |
| T _{BCCCK_S} / T _{BCCKC_S} ⁽¹⁾ | S pins setup/hold. | 0.13/0.40 | 0.16/0.41 | 0.16/0.41 | ns |
| T _{BCCKO_O} ⁽²⁾ | BUFGCTRL delay from IO/I1 to O. | 0.09 | 0.10 | 0.10 | ns |
| Maximum Frequency | | | | | |
| F _{MAX_BUFG} | Global clock tree (BUFG). | 628.00 | 464.00 | 464.00 | MHz |

Notes:

T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are
optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between
clocks.

2. $T_{BGCKO\ O}$ (BUFG delay from I0 to O) values are the same as $T_{BCCKO\ O}$ values.

Table 33: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | | V _{CCINT} O | | | |
|------------------------|---------------------------------|----------------------|--------|--------|-------|
| | Description | 1.0V | | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Т _{ВІОСКО_О} | Clock to out delay from I to O. | 1.26 | 1.54 | 1.54 | ns |
| Maximum Freque | ncy | | | | |
| F _{MAX_BUFIO} | I/O clock tree (BUFIO). | 680.00 | 600.00 | 600.00 | MHz |

Table 34: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol | | V _{CCINT} O | | | |
|--------------------------------------|--|----------------------|--------|--------|-------|
| | Description | 1.0V | | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Т _{вкско_о} | Clock to out delay from I to O. | 0.76 | 0.99 | 0.99 | ns |
| T _{BRCKO_O_BYP} | Clock to out delay from I to O with Divide Bypass attribute set. | 0.39 | 0.52 | 0.52 | ns |
| T _{BRDO_O} | Propagation delay from CLR to O. | 0.85 | 1.09 | 1.09 | ns |
| Maximum Frequ | ency | | | | |
| F _{MAX_BUFR} ⁽¹⁾ | Regional clock tree (BUFR). | 375.00 | 315.00 | 315.00 | MHz |

Notes:

1. The maximum input frequency to the BUFR is the BUFIO F_{MAX} frequency.



Table 35: Horizontal Clock Buffer Switching Characteristics (BUFH)

| | | V _{CCINT} Oper | | | |
|---|---------------------------------|-------------------------|-----------|-----------|-------|
| Symbol | Description | 1. | 0V | 0.95V | Units |
| | | -2 | -1 | -1L | |
| Т _{внско_о} | BUFH delay from I to O. | 0.11 | 0.13 | 0.13 | ns |
| Т _{ВНССК_СЕ} / Т _{ВНСКС_СЕ} | CE pin setup and hold. | 0.22/0.15 | 0.28/0.21 | 0.28/0.21 | ns |
| Maximum Frequency | | | | | |
| F _{MAX_BUFH} | Horizontal clock buffer (BUFH). | 628.00 | 464.00 | 464.00 | MHz |

Table 36: Duty Cycle Distortion and Clock-Tree Skew

| | | | V _{CCINT} O | | | |
|------------------------|---|---------|----------------------|------|-------|-------|
| Symbol | Description | Device | 1.0V | | 0.95V | Units |
| | | | -2 | -1 | -1L | |
| T _{DCD_CLK} | Global clock tree duty-cycle distortion. ⁽¹⁾ | All | 0.20 | 0.20 | 0.20 | ns |
| | | XC7S6 | 0.05 | 0.06 | 0.06 | ns |
| | Global clock tree skew. ⁽²⁾ | XC7S15 | 0.05 | 0.06 | 0.06 | ns |
| | | XC7S25 | 0.26 | 0.26 | 0.26 | ns |
| | | XC7S50 | 0.26 | 0.26 | 0.26 | ns |
| | | XC7S75 | 0.33 | 0.36 | 0.36 | ns |
| т | | XC7S100 | 0.33 | 0.36 | 0.36 | ns |
| CKSKEW | | XA7S6 | 0.05 | 0.06 | N/A | ns |
| | | XA7S15 | 0.05 | 0.06 | N/A | ns |
| | | XA7S25 | 0.26 | 0.26 | N/A | ns |
| | | XA7S50 | 0.26 | 0.26 | N/A | ns |
| | | XA7S75 | 0.33 | 0.36 | N/A | ns |
| | | XA7S100 | 0.33 | 0.36 | N/A | ns |
| T _{DCD_BUFIO} | I/O clock tree duty cycle distortion. | All | 0.14 | 0.14 | 0.14 | ns |
| T _{BUFIOSKEW} | I/O clock tree skew across one clock region. | All | 0.03 | 0.03 | 0.03 | ns |
| T _{DCD_BUFR} | Regional clock tree duty cycle distortion. | All | 0.18 | 0.18 | 0.18 | ns |

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.

The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx timing analysis tools to evaluate clock skew specific to your application.

Table 37: MMCM Specification (Cont'd)

| | | V _{CCINT} Oper | | | |
|---|--|-------------------------|-----------|-----------|----------|
| Symbol | Description | 1.0V | | 0.95V | Units |
| | | -2 | -1 | -1L | |
| T _{MMCMDCK_} PSINCDEC/ T _{MMCMCKD_} PSINCDEC | Setup and hold of phase-shift increment/decrement. | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | ns |
| T _{MMCMCKO_PSDONE} | Phase shift clock-to-out of PSDONE. | 0.68 | 0.81 | 0.81 | ns |
| Dynamic Reconfiguration | Port (DRP) for MMCM Before and After DC | LK | | | |
| T _{MMCMDCK_DADDR} / T _{MMCMCKD_DADDR} | DADDR setup/hold. | 1.40/0.15 | 1.63/0.15 | 1.63/0.15 | ns, Min |
| T _{MMCMDCK_DI} / T _{MMCMCKD_DI} | DI setup/hold. | 1.40/0.15 | 1.63/0.15 | 1.63/0.15 | ns, Min |
| T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN} | DEN setup/hold. | 1.97/0.00 | 2.29/0.00 | 2.29/0.00 | ns, Min |
| T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE} | DWE setup/hold. | 1.40/0.15 | 1.63/0.15 | 1.63/0.15 | ns, Min |
| T _{MMCMCKO_DRDY} | CLK to out of DRDY. | 0.72 | 0.99 | 0.99 | ns, Max |
| F _{DCK} | DCLK frequency. | 200.00 | 200.00 | 200.00 | MHz, Max |

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.

2. The static offset is measured between any MMCM outputs with identical phase.

3. Values for this parameter are available in the *Clocking Wizard* [Ref 8].

4. Includes global clock buffer.

- 5. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.
- 6. When CLKOUT4_CASCADE = TRUE, MMCM_F_{OUTMIN} is 0.036 MHz.

PLL Switching Characteristics

Table 38: PLL Specification

| | | V _{CCINT} Oper | | | | |
|---------------------------|--|---|---------|---------|-------|--|
| Symbol | Description | 1.0V | | 0.95V | Units | |
| | | -2 | -1 | -1L | | |
| PLL_F _{INMAX} | Maximum input clock frequency. | 800.00 | 800.00 | 800.00 | MHz | |
| PLL_F _{INMIN} | Minimum input clock frequency. | 19.00 | 19.00 | 19.00 | MHz | |
| PLL_F _{INJITTER} | Maximum input clock period jitter. | < 20% of clock input period or 1 ns Max | | | | |
| | Allowable input duty cycle: 19–49 MHz. | 25 | 25 | 25 | % | |
| | Allowable input duty cycle: 50—199 MHz. | 30 | 30 | 30 | % | |
| PLL_FINDUTY | Allowable input duty cycle: 200—399 MHz. | 35 | 35 | 35 | % | |
| | Allowable input duty cycle: 400—499 MHz. | 40 | 40 | 40 | % | |
| | Allowable input duty cycle: >500 MHz. | 45 | 45 | 45 | % | |
| PLL_F _{VCOMIN} | Minimum PLL VCO frequency. | 800.00 | 800.00 | 800.00 | MHz | |
| PLL_F _{VCOMAX} | Maximum PLL VCO frequency. | 1866.00 | 1600.00 | 1600.00 | MHz | |



| | Description | | V _{CCINT} O | | | |
|--------------|---|-----------------|----------------------|---------------|----------|-------|
| Symbol | | Device | 1.0V | | 0.95V | Units |
| | | | -2 | -1 | -1L | |
| SSTL15 Clock | -Capable Clock Input to Output Delay using Outp | ut Flip-Flop, F | ast Slew Ra | te, without I | MMCM/PLL | • |
| TICKOFFAR | Clock-capable clock input and OUTFF at | XC7S6 | 5.55 | 6.50 | 6.50 | ns |
| | pins/banks farthest from the BUFGs <i>without</i> MMCM/PLL (far clock region). ⁽²⁾ | XC7S15 | 5.55 | 6.50 | 6.50 | ns |
| | | XC7S25 | 5.55 | 6.44 | 6.44 | ns |
| | | XC7S50 | 5.71 | 6.62 | 6.62 | ns |
| | | XC7S75 | 6.01 | 7.02 | 7.02 | ns |
| | | XC7S100 | 6.01 | 7.02 | 7.02 | ns |
| | | XA7S6 | 5.55 | 6.50 | N/A | ns |
| | | XA7S15 | 5.55 | 6.50 | N/A | ns |
| | | XA7S25 | 5.55 | 6.44 | N/A | ns |
| | | XA7S50 | 5.71 | 6.62 | N/A | ns |
| | | XA7S75 | 6.01 | 7.02 | N/A | ns |
| | | XA7S100 | 6.01 | 7.02 | N/A | ns |

Table 40: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)⁽¹⁾

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

2. Refer to the Die Level Bank Numbering Overview section of the 7 Series FPGA Packaging and Pinout Specification (UG475) [Ref 4].



XADC Specifications

The 7 Series FPGAs Overview (DS180) [Ref 1] and XA Spartan-7 Automotive FPGA Data Sheet: Overview (DS171) [Ref 2] list the devices that contain a 7 series XADC dual 12-Bit 1 MSPS analog-to-digital converter.

Table 50: XADC Specifications

| Parameter | Symbol | Comments/Conditions | Min | Тур | Max | Units | | | |
|--|----------|--|------|-----|--------------------|-------|--|--|--|
| V_{CCADC} = 1.8V \pm 5%, V_{REFP} = 1.25V, V_{REFN} = 0V, ADCCLK = 26 MHz, $-55^{\circ}C \leq T_{j} \leq 125^{\circ}C.$ Typical values at T_{j} = +40°C. | | | | | | | | | |
| ADC Accuracy ⁽¹⁾ | | | | | | | | | |
| Resolution | | | 12 | _ | _ | Bits | | | |
| Integral poplingarity ⁽²⁾ | | $-40^{\circ}C \le T_j \le 100^{\circ}C$ | - | _ | ±2 | LSBs | | | |
| They al norminearity | INL | $-55^{\circ}C \le T_j < -40^{\circ}C; 100^{\circ}C < T_j \le 125^{\circ}C$ | _ | _ | ±3 | LSBs | | | |
| Differential nonlinearity | DNL | No missing codes, guaranteed monotonic. | - | - | ±1 | LSBs | | | |
| | Uninglar | $-40^{\circ}C \le T_j \le 100^{\circ}C$ | - | _ | ±8 | LSBs | | | |
| Offset error | Unipolai | $-55^{\circ}C \le T_j < -40^{\circ}C; 100^{\circ}C < T_j \le 125^{\circ}C$ | - | _ | ±12 | LSBs | | | |
| | Bipolar | $-55^{\circ}C \le T_{j} \le 125^{\circ}C$ | Ι | _ | ±4 | LSBs | | | |
| Gain error | | | _ | _ | ±0.5 | % | | | |
| Offset matching | | | _ | _ | 4 | LSBs | | | |
| Gain matching | | | _ | _ | 0.3 | % | | | |
| Sample rate | | | _ | _ | 1 | MS/s | | | |
| Signal to noise ratio ⁽²⁾ | SNR | $F_{SAMPLE} = 500 \text{ KS/s}, F_{IN} = 20 \text{ kHz}$ | 60 | _ | _ | dB | | | |
| DMC and a pains | L | External 1.25V reference. | 1 | _ | 2 | LSBs | | | |
| RMS code noise | | On-chip reference. | 1 | 3 | _ | LSBs | | | |
| Total harmonic distortion ⁽²⁾ | THD | $F_{SAMPLE} = 500 \text{ KS/s}, F_{IN} = 20 \text{ kHz}$ | 70 | _ | _ | dB | | | |
| Analog Inputs ⁽³⁾ | | | | | 1 | | | | |
| | | Unipolar operation. | 0 | - | 1 | V | | | |
| ADC input ranges | | Bipolar operation. | -0.5 | _ | +0.5 | V | | | |
| ADC input ranges | | Unipolar common mode range (FS input). | 0 | _ | +0.5 | V | | | |
| | | Bipolar common mode range (FS input). | +0.5 | - | +0.6 | V | | | |
| Maximum external channel input ranges on a | | Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels. | -0.1 | _ | V _{CCADC} | V | | | |
| Full-resolution bandwidth | FRBW | Auxiliary channel full resolution bandwidth. | 250 | _ | - | kHz | | | |
| On-chip Sensors | | | | | | | | | |
| | | $-40^{\circ}C \le T_j \le 100^{\circ}C$ | _ | _ | ±4 | °C | | | |
| remperature sensor error | | $-55^{\circ}C \le T_j < -40^{\circ}C; 100^{\circ}C < T_j \le 125^{\circ}C$ | _ | - | ±6 | °C | | | |
| | | $-40^{\circ}C \le T_j \le 100^{\circ}C$ | - | _ | ±1 | % | | | |
| Supply sensor error | | $-55^{\circ}C \le T_j < -40^{\circ}C; \ 100^{\circ}C < T_j \le 125^{\circ}C$ | - | - | ±2 | % | | | |



Table 50: XADC Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Тур | Max | Units |
|--------------------------------|-------------------|---|--------|------|--------|--------|
| Conversion Rate ⁽⁴⁾ | | | | · | | |
| Conversion time: continuous | t _{CONV} | Number of ADCCLK cycles. | 26 | _ | 32 | Cycles |
| Conversion time: event | t _{CONV} | Number of CLK cycles. | - | - | 21 | Cycles |
| DRP clock frequency | DCLK | DRP clock frequency. | 8 | - | 250 | MHz |
| ADC clock frequency | ADCCLK | Derived from DCLK. | 1 | - | 26 | MHz |
| DCLK duty cycle | | | 40 | _ | 60 | % |
| XADC Reference ⁽⁵⁾ | | | | | | |
| External reference | V _{REFP} | Externally supplied reference voltage. | 1.20 | 1.25 | 1.30 | V |
| On chin reference | | Ground V_{REFP} pin to AGND, -40°C $\leq T_j \leq 100°C$ | 1.2375 | 1.25 | 1.2625 | V |
| Un-chip reference | | Ground VREFP pin to AGND, -55°C \leq T _j $<$ -40°C; 100°C $<$ T _j \leq 125°C | 1.225 | 1.25 | 1.275 | V |

Notes:

1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.

- 2. Only specified for bitstream option XADCEnhancedLinearity = ON.
- 3. For a detailed description, see the ADC chapter in the 7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480) [Ref 9].
- 4. For a detailed description, see the *Timing* chapter in the 7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480) [Ref 9].
- 5. Any variation in the reference voltage from the nominal $V_{REFP} = 1.25V$ and $V_{REFN} = 0V$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted.



Table 51: Configuration Switching Characteristics (Cont'd)

| | | V _{CCINT} Oper | | | | |
|--|--|-------------------------|------------|------------|-------------|--|
| Symbol | Description | 1. | 0V | 0.95V | Units | |
| | | -2 | -1 | -1L | | |
| T _{SMCSCCK} / T _{SMCCKCS} | CSI_B setup/hold. | 4.00/0.00 | 4.00/0.00 | 4.00/0.00 | ns, Min | |
| Т _{SMWCCK} / Т _{SMCCKW} | RDWR_B setup/hold. | 10.00/0.00 | 10.00/0.00 | 10.00/0.00 | ns, Min | |
| T _{SMCKCSO} | CSO_B clock to out (330 Ω pull-up resistor required). | 7.00 | 7.00 | 7.00 | ns, Max | |
| T _{SMCO} | D[31:00] clock to out in readback. | 8.00 | 8.00 | 8.00 | ns, Max | |
| F _{RBCCK} | Readback frequency. | 100.00 | 100.00 | 100.00 | MHz, Max | |
| Boundary-Sca | an Port Timing Specifications | | | | | |
| T _{TAPTCK} / T _{TCKTAP} | TMS and TDI setup/hold. | 3.00/2.00 | 3.00/2.00 | 3.00/2.00 | ns, Min | |
| T _{TCKTDO} | TCK falling edge to TDO output. | 7.00 | 7.00 | 7.00 | ns, Max | |
| F _{TCK} | TCK frequency. | 66.00 | 66.00 | 66.00 | MHz, Max | |
| SPI Flash Mas | ster Mode Programming Switching | | | | | |
| T _{SPIDCC} / T _{SPICCD} | D[03:00] setup/hold. | 3.00/0.00 | 3.00/0.00 | 3.00/0.00 | ns, Min | |
| T _{SPICCM} | MOSI clock to out. | 8.00 | 8.00 | 8.00 | ns, Max | |
| T _{SPICCFC} | FCS_B clock to out. | 8.00 | 8.00 | 8.00 | ns, Max | |
| STARTUPE2 P | orts | | | | | |
| T _{USRCCLKO} | STARTUPE2 USRCCLKO input to CCLK output. | 0.50/6.70 | 0.50/7.50 | 0.50/7.50 | ns, Min/Max | |
| F _{CFGMCLK} | STARTUPE2 CFGMCLK output frequency. | 65.00 | 65.00 | 65.00 | MHz, Typ | |
| F _{CFGMCLKTOL} | STARTUPE2 CFGMCLK output frequency tolerance. | ±50 | ±50 | ±50 | %, Max | |
| Device DNA A | Access Port | | | | | |
| F _{DNACK} | DNA access port (DNA_PORT). | 100.00 | 100.00 | 100.00 | MHz, Max | |

Notes:

1. To support longer delays in configuration, use the design solutions described in the 7 Series FPGA Configuration User Guide (UG470) [Ref 10].

2. See the 7 Series FPGAs Overview (DS180) [Ref 1] and XA Spartan-7 Automotive FPGA Data Sheet: Overview (DS171) [Ref 2] for a list of devices that support bitstream encryption.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

© Copyright 2016–2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.