

Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 23360 |
| Total RAM Bits | 1658880 |
| Number of I/O | 150 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 125°C (TJ) |
| Package / Case | 324-LFBGA, CSPBGA |
| Supplier Device Package | 324-CSGA (15x15) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7s25-1csga324q |

Table 9: Differential SelectIO DC Input and Output Levels

| I/O Standard | $V_{ICM}^{(1)}$ | | | $V_{ID}^{(2)}$ | | | $V_{OCM}^{(3)}$ | | | $V_{OD}^{(4)}$ | | |
|--------------|-----------------|--------|-------------|----------------|--------|--------|-------------------|-------------------|-------------------|----------------|--------|--------|
| | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max |
| BLVDS_25 | 0.300 | 1.200 | 1.425 | 0.100 | – | – | – | 1.250 | – | Note 5 | | |
| MINI_LVDS_25 | 0.300 | 1.200 | V_{CCAUX} | 0.200 | 0.400 | 0.600 | 1.000 | 1.200 | 1.400 | 0.300 | 0.450 | 0.600 |
| PPDS_25 | 0.200 | 0.900 | V_{CCAUX} | 0.100 | 0.250 | 0.400 | 0.500 | 0.950 | 1.400 | 0.100 | 0.250 | 0.400 |
| RSDS_25 | 0.300 | 0.900 | 1.500 | 0.100 | 0.350 | 0.600 | 1.000 | 1.200 | 1.400 | 0.100 | 0.350 | 0.600 |
| TMDS_33 | 2.700 | 2.965 | 3.230 | 0.150 | 0.675 | 1.200 | $V_{CCO} - 0.405$ | $V_{CCO} - 0.300$ | $V_{CCO} - 0.190$ | 0.400 | 0.600 | 0.800 |

Notes:

- V_{ICM} is the input common mode voltage.
- V_{ID} is the input differential voltage ($Q - \bar{Q}$).
- V_{OCM} is the output common mode voltage.
- V_{OD} is the output differential voltage ($Q - \bar{Q}$).
- V_{OD} for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard | $V_{ICM}^{(1)}$ | | | $V_{ID}^{(2)}$ | | $V_{OL}^{(3)}$ | $V_{OH}^{(4)}$ | I_{OL} | I_{OH} |
|-----------------|-----------------|--------|--------|----------------|--------|-----------------------|-----------------------|----------|----------|
| | V, Min | V, Typ | V, Max | V, Min | V, Max | V, Max | V, Min | mA, Max | mA, Min |
| DIFF_HSTL_I | 0.300 | 0.750 | 1.125 | 0.100 | – | 0.400 | $V_{CCO} - 0.400$ | 8.00 | –8.00 |
| DIFF_HSTL_I_18 | 0.300 | 0.900 | 1.425 | 0.100 | – | 0.400 | $V_{CCO} - 0.400$ | 8.00 | –8.00 |
| DIFF_HSTL_II | 0.300 | 0.750 | 1.125 | 0.100 | – | 0.400 | $V_{CCO} - 0.400$ | 16.00 | –16.00 |
| DIFF_HSTL_II_18 | 0.300 | 0.900 | 1.425 | 0.100 | – | 0.400 | $V_{CCO} - 0.400$ | 16.00 | –16.00 |
| DIFF_HSUL_12 | 0.300 | 0.600 | 0.850 | 0.100 | – | 20% V_{CCO} | 80% V_{CCO} | 0.100 | –0.100 |
| DIFF_MOBILE_DDR | 0.300 | 0.900 | 1.425 | 0.100 | – | 10% V_{CCO} | 90% V_{CCO} | 0.100 | –0.100 |
| DIFF_SSTL135 | 0.300 | 0.675 | 1.000 | 0.100 | – | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 13.0 | –13.0 |
| DIFF_SSTL135_R | 0.300 | 0.675 | 1.000 | 0.100 | – | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 8.9 | –8.9 |
| DIFF_SSTL15 | 0.300 | 0.750 | 1.125 | 0.100 | – | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 13.0 | –13.0 |
| DIFF_SSTL15_R | 0.300 | 0.750 | 1.125 | 0.100 | – | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 8.9 | –8.9 |
| DIFF_SSTL18_I | 0.300 | 0.900 | 1.425 | 0.100 | – | $(V_{CCO}/2) - 0.470$ | $(V_{CCO}/2) + 0.470$ | 8.00 | –8.00 |
| DIFF_SSTL18_II | 0.300 | 0.900 | 1.425 | 0.100 | – | $(V_{CCO}/2) - 0.600$ | $(V_{CCO}/2) + 0.600$ | 13.4 | –13.4 |

Notes:

- V_{ICM} is the input common mode voltage.
- V_{ID} is the input differential voltage ($Q - \bar{Q}$).
- V_{OL} is the single-ended low-output voltage.
- V_{OH} is the single-ended high-output voltage.

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications from the Vivado® Design Suite as outlined in [Table 12](#).

Table 12: Speed Specification Version By Device

| 2018.2.1 | Device |
|----------|--|
| 1.23 | XC7S6, XC7S15, XC7S25, XC7S50, XC7S75, XC7S100 |
| 1.16 | XA7S6, XA7S15, XA7S25, XA7S50, XA7S75, XA7S100 |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows.

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan-7 FPGAs.

Table 14: Spartan-7 Device Production Software and Speed Specification Release

| Device | V _{CCINT} Operating Voltage, Speed Grade, and Temperature Range | | | | | |
|---------|--|-----------------------------|-----|-----------------------------|-----------------------------|---------------------------|
| | 1.0V | | | | | 0.95V |
| | -2C | -2I | -1C | -1I | -1Q | -1LI |
| XC7S6 | Vivado tools 2018.2 v1.22 | | | | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.2 v1.22 |
| XC7S15 | Vivado tools 2018.2 v1.22 | | | | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.2 v1.22 |
| XC7S25 | Vivado tools 2017.4 v1.20 | | | | Vivado tools 2018.1 v1.21 | Vivado tools 2017.4 v1.20 |
| XC7S50 | Vivado tools 2017.2 v1.17 | | | | Vivado tools 2017.3 v1.19 | Vivado tools 2017.2 v1.17 |
| XC7S75 | Vivado tools 2018.1 v1.21 | | | | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.1 v1.21 |
| XC7S100 | Vivado tools 2018.1 v1.21 | | | | Vivado tools 2018.2.1 v1.23 | Vivado tools 2018.1 v1.21 |
| XA7S6 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2018.2.1 v1.16 | | N/A |
| XA7S15 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2018.2.1 v1.16 | | N/A |
| XA7S25 | N/A | Vivado tools 2018.1 v1.15 | N/A | Vivado tools 2018.1 v1.15 | | N/A |
| XA7S50 | N/A | Vivado tools 2017.3 v1.12 | N/A | Vivado tools 2017.3 v1.12 | | N/A |
| XA7S75 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2018.2.1 v1.16 | | N/A |
| XA7S100 | N/A | Vivado tools 2018.2.1 v1.16 | N/A | Vivado tools 2018.2.1 v1.16 | | N/A |

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-7 FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics, page 12](#).

Table 15: Networking Applications Interface Performances

| Description | V _{CCINT} Operating Voltage, Speed Grade, and Temperature Range | | | Units |
|--|--|-------------|-------|-------|
| | 1.0V | | 0.95V | |
| | -2C/-2I | -1C/-1I/-1Q | -1LI | |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) | 680 | 600 | 600 | Mb/s |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | 1250 | 950 | 950 | Mb/s |
| SDR LVDS receiver ⁽¹⁾ | 680 | 600 | 600 | Mb/s |

Table 15: Networking Applications Interface Performances (Cont'd)

| Description | V _{CCINT} Operating Voltage, Speed Grade, and Temperature Range | | | Units |
|----------------------------------|--|-------------|-------|-------|
| | 1.0V | | 0.95V | |
| | -2C/-2I | -1C/-1I/-1Q | -1LI | |
| DDR LVDS receiver ⁽¹⁾ | 1250 | 950 | 950 | Mb/s |

Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 16: Maximum Physical Interface (PHY) Rate for Memory Interface IP available with the Memory Interface Generator⁽¹⁾

| Memory Standard | V _{CCINT} Operating Voltage, Speed Grade, and Temperature Range | | | Units |
|-------------------------------|--|-------------|-------|-------|
| | 1.0V | | 0.95V | |
| | -2C/-2I | -1C/-1I/-1Q | -1LI | |
| 4:1 Memory Controllers | | | | |
| DDR3 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR3L | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR2 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| 2:1 Memory Controllers | | | | |
| DDR3 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR3L | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| DDR2 | 800 ⁽²⁾ | 667 | 667 | Mb/s |
| LPDDR2 | 667 | 533 | 533 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see the *Zynq-7000 AP SoC and 7 Series FPGAs Memory Interface Solutions User Guide* (UG586) [Ref 7].
2. The maximum PHY rate is 667 Mb/s in the FTGB196 package.

IOB Pad Input/Output/3-State

Table 17 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOPi} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOPo} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTp} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTp} when the INTERMDISABLE pin is used.

Table 17: IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units |
|------------------|--|------|-------|-------------------|------|-------|-------------------|------|-------|-------|
| | V _{CCINT} Operating Voltage and Speed Grade | | | | | | | | | |
| | 1.0V | | 0.95V | 1.0V | | 0.95V | 1.0V | | 0.95V | |
| | -2 | -1 | -1L | -2 | -1 | -1L | -2 | -1 | -1L | |
| LVC MOS15_F8 | 0.86 | 0.93 | 0.93 | 1.72 | 1.98 | 1.98 | 1.75 | 1.99 | 1.99 | ns |
| LVC MOS15_F12 | 0.86 | 0.93 | 0.93 | 1.47 | 1.73 | 1.73 | 1.50 | 1.74 | 1.74 | ns |
| LVC MOS15_F16 | 0.86 | 0.93 | 0.93 | 1.46 | 1.71 | 1.71 | 1.49 | 1.73 | 1.73 | ns |
| LVC MOS12_S4 | 0.95 | 1.02 | 1.02 | 2.69 | 2.95 | 2.95 | 2.72 | 2.96 | 2.96 | ns |
| LVC MOS12_S8 | 0.95 | 1.02 | 1.02 | 2.21 | 2.46 | 2.46 | 2.24 | 2.48 | 2.48 | ns |
| LVC MOS12_S12 | 0.95 | 1.02 | 1.02 | 1.91 | 2.17 | 2.17 | 1.94 | 2.18 | 2.18 | ns |
| LVC MOS12_F4 | 0.95 | 1.02 | 1.02 | 2.10 | 2.35 | 2.35 | 2.13 | 2.37 | 2.37 | ns |
| LVC MOS12_F8 | 0.95 | 1.02 | 1.02 | 1.66 | 1.92 | 1.92 | 1.69 | 1.93 | 1.93 | ns |
| LVC MOS12_F12 | 0.95 | 1.02 | 1.02 | 1.51 | 1.76 | 1.76 | 1.54 | 1.77 | 1.77 | ns |
| SSTL135_S | 0.75 | 0.82 | 0.82 | 1.47 | 1.73 | 1.73 | 1.50 | 1.74 | 1.74 | ns |
| SSTL15_S | 0.68 | 0.75 | 0.75 | 1.43 | 1.68 | 1.68 | 1.46 | 1.69 | 1.69 | ns |
| SSTL18_I_S | 0.75 | 0.82 | 0.82 | 1.79 | 2.04 | 2.04 | 1.82 | 2.06 | 2.06 | ns |
| SSTL18_II_S | 0.75 | 0.82 | 0.82 | 1.43 | 1.68 | 1.68 | 1.46 | 1.70 | 1.70 | ns |
| DIFF_SSTL135_S | 0.76 | 0.83 | 0.83 | 1.47 | 1.73 | 1.73 | 1.50 | 1.74 | 1.74 | ns |
| DIFF_SSTL15_S | 0.76 | 0.83 | 0.83 | 1.43 | 1.68 | 1.68 | 1.46 | 1.69 | 1.69 | ns |
| DIFF_SSTL18_I_S | 0.79 | 0.86 | 0.86 | 1.80 | 2.06 | 2.06 | 1.83 | 2.07 | 2.07 | ns |
| DIFF_SSTL18_II_S | 0.79 | 0.86 | 0.86 | 1.51 | 1.76 | 1.76 | 1.54 | 1.77 | 1.77 | ns |
| SSTL135_F | 0.75 | 0.82 | 0.82 | 1.24 | 1.49 | 1.49 | 1.27 | 1.51 | 1.51 | ns |
| SSTL15_F | 0.68 | 0.75 | 0.75 | 1.19 | 1.45 | 1.45 | 1.22 | 1.46 | 1.46 | ns |
| SSTL18_I_F | 0.75 | 0.82 | 0.82 | 1.24 | 1.49 | 1.49 | 1.27 | 1.51 | 1.51 | ns |
| SSTL18_II_F | 0.75 | 0.82 | 0.82 | 1.24 | 1.49 | 1.49 | 1.27 | 1.51 | 1.51 | ns |
| DIFF_SSTL135_F | 0.76 | 0.83 | 0.83 | 1.24 | 1.49 | 1.49 | 1.27 | 1.51 | 1.51 | ns |
| DIFF_SSTL15_F | 0.76 | 0.83 | 0.83 | 1.19 | 1.45 | 1.45 | 1.22 | 1.46 | 1.46 | ns |
| DIFF_SSTL18_I_F | 0.79 | 0.86 | 0.86 | 1.35 | 1.60 | 1.60 | 1.38 | 1.62 | 1.62 | ns |
| DIFF_SSTL18_II_F | 0.79 | 0.86 | 0.86 | 1.33 | 1.59 | 1.59 | 1.36 | 1.60 | 1.60 | ns |

Table 18 specifies the values of T_{IOTPHZ} and T_{IOIBUFDISABLE}. T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T_{IOIBUFDISABLE} is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN_TERM termination turn-off time is always faster than T_{IOTPHZ} when the INTERMDISABLE pin is used.

Table 18: IOB 3-state Output Switching Characteristics

| Symbol | Description | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|----------------------------|---|--|------|-------|-------|
| | | 1.0V | | 0.95V | |
| | | -2 | -1 | -1L | |
| T _{IOTPHZ} | T input to pad high-impedance. | 2.19 | 2.37 | 2.37 | ns |
| T _{IOIBUFDISABLE} | IBUF turn-on time from IBUFDISABLE to O output. | 2.30 | 2.60 | 2.60 | ns |

Table 19: Input Delay Measurement Methodology (Cont'd)


| Description | I/O Standard Attribute | V_L ⁽¹⁾ | V_H ⁽¹⁾ | V_{MEAS} ⁽³⁾⁽⁵⁾ | V_{REF} ⁽²⁾⁽⁴⁾ |
|-------------|------------------------|----------------------|----------------------|------------------------------|-----------------------------|
| PPDS_25 | PPDS_25 | 1.25 – 0.125 | 1.25 + 0.125 | 0 ⁽⁵⁾ | – |
| RSDS_25 | RSDS_25 | 1.25 – 0.125 | 1.25 + 0.125 | 0 ⁽⁵⁾ | – |
| TMDS_33 | TMDS_33 | 3 – 0.125 | 3 + 0.125 | 0 ⁽⁵⁾ | – |

Notes:

1. Input waveform switches between V_L and V_H .
2. Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
3. Input voltage level from which measurement starts.
4. This is an input voltage reference that bears no relation to the V_{REF} / V_{MEAS} parameters found in IBIS models and/or noted in [Figure 1](#).
5. The value given is the differential input voltage.


Output Delay Measurements

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 1](#) and [Figure 2](#).



X16654-092616

Figure 1: Single-ended Test Setup



X16640-092616

Figure 2: Differential Test Setup

Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 20](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of [step 2](#) and [step 4](#). The increase or decrease in delay yields the actual propagation delay of the PCB trace.

Table 20: Output Delay Measurement Methodology

| Description | I/O Standard Attribute | R _{REF} (Ω) | C _{REF} ⁽¹⁾ (pF) | V _{MEAS} (V) | V _{REF} (V) |
|---|---------------------------------|----------------------|--------------------------------------|-----------------------|----------------------|
| LVC MOS, 1.2V | LVC MOS12 | 1M | 0 | 0.6 | 0 |
| LVC MOS, 1.5V | LVC MOS15 | 1M | 0 | 0.75 | 0 |
| LVC MOS, 1.8V | LVC MOS18 | 1M | 0 | 0.9 | 0 |
| LVC MOS, 2.5V | LVC MOS25 | 1M | 0 | 1.25 | 0 |
| LVC MOS, 3.3V | LVC MOS33 | 1M | 0 | 1.65 | 0 |
| LVTTL, 3.3V | LVTTL | 1M | 0 | 1.65 | 0 |
| PCI33, 3.3V | PCI33_3 | 25 | 10 | 1.65 | 0 |
| HSTL (high-speed transceiver logic), Class I, 1.2V | HSTL_I_12 | 50 | 0 | V _{REF} | 0.6 |
| HSTL, Class I, 1.5V | HSTL_I | 50 | 0 | V _{REF} | 0.75 |
| HSTL, Class II, 1.5V | HSTL_II | 25 | 0 | V _{REF} | 0.75 |
| HSTL, Class I, 1.8V | HSTL_I_18 | 50 | 0 | V _{REF} | 0.9 |
| HSTL, Class II, 1.8V | HSTL_II_18 | 25 | 0 | V _{REF} | 0.9 |
| HSUL (high-speed unterminated logic), 1.2V | HSUL_12 | 50 | 0 | V _{REF} | 0.6 |
| SSTL12, 1.2V | SSTL12 | 50 | 0 | V _{REF} | 0.6 |
| SSTL135/SSTL135_R, 1.35V | SSTL135, SSTL135_R | 50 | 0 | V _{REF} | 0.675 |
| SSTL15/SSTL15_R, 1.5V | SSTL15, SSTL15_R | 50 | 0 | V _{REF} | 0.75 |
| SSTL (stub-series terminated logic), Class I & Class II, 1.8V | SSTL18_I, SSTL18_II | 50 | 0 | V _{REF} | 0.9 |
| DIFF_MOBILE_DDR, 1.8V | DIFF_MOBILE_DDR | 50 | 0 | V _{REF} | 0.9 |
| DIFF_HSTL, Class I, 1.2V | DIFF_HSTL_I_12 | 50 | 0 | V _{REF} | 0.6 |
| DIFF_HSTL, Class I & II, 1.5V | DIFF_HSTL_I, DIFF_HSTL_II | 50 | 0 | V _{REF} | 0.75 |
| DIFF_HSTL, Class I & II, 1.8V | DIFF_HSTL_I_18, DIFF_HSTL_II_18 | 50 | 0 | V _{REF} | 0.9 |
| DIFF_HSUL_12, 1.2V | DIFF_HSUL_12 | 50 | 0 | V _{REF} | 0.6 |
| DIFF_SSTL135/DIFF_SSTL135_R, 1.35V | DIFF_SSTL135, DIFF_SSTL135_R | 50 | 0 | V _{REF} | 0.675 |
| DIFF_SSTL15/DIFF_SSTL15_R, 1.5V | DIFF_SSTL15, DIFF_SSTL15_R | 50 | 0 | V _{REF} | 0.75 |
| DIFF_SSTL18, Class I & II, 1.8V | DIFF_SSTL18_I, DIFF_SSTL18_II | 50 | 0 | V _{REF} | 0.9 |
| LVDS, 2.5V | LVDS_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| BLVDS (Bus LVDS), 2.5V | BLVDS_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| Mini LVDS, 2.5V | MINI_LVDS_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| PPDS_25 | PPDS_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| RS DS_25 | RS DS_25 | 100 | 0 | 0 ⁽²⁾ | 0 |
| TMDS_33 | TMDS_33 | 50 | 0 | 0 ⁽²⁾ | 3.3 |

Notes:

1. C_{REF} is the capacitance of the probe, nominally 0 pF.
2. The value given is the differential output voltage.

Input/Output Logic Switching Characteristics

Table 21: ILOGIC Switching Characteristics

| Symbol | Description | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|--|---|--|-----------|-----------|---------|
| | | 1.0V | | 0.95V | |
| | | -2 | -1 | -1L | |
| Setup/Hold | | | | | |
| T _{ICE1CK} /T _{ICKCE1} | CE1 pin setup/hold with respect to CLK. | 0.54/0.02 | 0.76/0.02 | 0.76/0.02 | ns |
| T _{ISRCK} /T _{ICKSR} | SR pin setup/hold with respect to CLK. | 0.70/0.01 | 1.13/0.01 | 1.13/0.01 | ns |
| T _{IDOCK} /T _{IOCKD} | D pin setup/hold with respect to CLK without delay. | 0.01/0.29 | 0.01/0.33 | 0.01/0.33 | ns |
| T _{IDOCKD} /T _{IOCKDD} | DDL _Y pin setup/hold with respect to CLK (using IDELAY). | 0.02/0.29 | 0.02/0.33 | 0.02/0.33 | ns |
| Combinatorial | | | | | |
| T _{IDI} | D pin to O pin propagation delay, no delay. | 0.11 | 0.13 | 0.13 | ns |
| T _{IDID} | DDL _Y pin to O pin propagation delay (using IDELAY). | 0.12 | 0.14 | 0.14 | ns |
| Sequential Delays | | | | | |
| T _{IDLO} | D pin to Q1 pin using flip-flop as a latch without delay. | 0.44 | 0.51 | 0.51 | ns |
| T _{IDLOD} | DDL _Y pin to Q1 pin using flip-flop as a latch (using IDELAY). | 0.44 | 0.51 | 0.51 | ns |
| T _{ICKQ} | CLK to Q outputs. | 0.57 | 0.66 | 0.66 | ns |
| T _{RQ_ILOGIC} | SR pin to OQ/TQ out. | 1.08 | 1.32 | 1.32 | ns |
| T _{GSRO_ILOGIC} | Global set/reset to Q outputs. | 7.60 | 10.51 | 10.51 | ns |
| Set/Reset | | | | | |
| T _{RPW_ILOGIC} | Minimum pulse width, SR inputs. | 0.72 | 0.72 | 0.72 | ns, Min |

DSP48E1 Switching Characteristics

Table 31: DSP48E1 Switching Characteristics

| Symbol | Description | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|--|--|--|----------------|----------------|-------|
| | | 1.0V | | 0.95V | |
| | | -2 | -1 | -1L | |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock | | | | | |
| T _{DSPDCK_A_AREG} / T _{DSPCKD_A_AREG} | A input to A register CLK. | 0.30/ 0.13 | 0.37/ 0.14 | 0.37/ 0.14 | ns |
| T _{DSPDCK_B_BREG} / T _{DSPCKD_B_BREG} | B input to B register CLK. | 0.38/ 0.16 | 0.45/ 0.18 | 0.45/ 0.18 | ns |
| T _{DSPDCK_C_CREG} / T _{DSPCKD_C_CREG} | C input to C register CLK. | 0.20/ 0.19 | 0.24/ 0.21 | 0.24/ 0.21 | ns |
| T _{DSPDCK_D_DREG} / T _{DSPCKD_D_DREG} | D input to D register CLK. | 0.32/ 0.27 | 0.42/ 0.27 | 0.42/ 0.27 | ns |
| T _{DSPDCK_ACIN_AREG} / T _{DSPCKD_ACIN_AREG} | ACIN input to A register CLK. | 0.27/ 0.13 | 0.32/ 0.14 | 0.32/ 0.14 | ns |
| T _{DSPDCK_BCIN_BREG} / T _{DSPCKD_BCIN_BREG} | BCIN input to B register CLK. | 0.29/ 0.16 | 0.36/ 0.18 | 0.36/ 0.18 | ns |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock | | | | | |
| T _{DSPDCK_{A,B}_MREG_MULT} / T _{DSPCKD_{A,B}_MREG_MULT} | {A, B} input to M register CLK using multiplier. | 2.76/ -0.01 | 3.29/ -0.01 | 3.29/ -0.01 | ns |
| T _{DSPDCK_{A,D}_ADREG} / T _{DSPCKD_{A,D}_ADREG} | {A, D} input to AD register CLK. | 1.48/ -0.02 | 1.76/ -0.02 | 1.76/ -0.02 | ns |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock | | | | | |
| T _{DSPDCK_{A,B}_PREG_MULT} / T _{DSPCKD_{A,B}_PREG_MULT} | {A, B} input to P register CLK using multiplier. | 4.60/ -0.28 | 5.48/ -0.28 | 5.48/ -0.28 | ns |
| T _{DSPDCK_D_PREG_MULT} / T _{DSPCKD_D_PREG_MULT} | D input to P register CLK using multiplier. | 4.50/ -0.73 | 5.35/ -0.73 | 5.35/ -0.73 | ns |
| T _{DSPDCK_{A,B}_PREG} / T _{DSPCKD_{A,B}_PREG} | A or B input to P register CLK not using multiplier. | 1.98/ -0.28 | 2.35/ -0.28 | 2.35/ -0.28 | ns |
| T _{DSPDCK_C_PREG} / T _{DSPCKD_C_PREG} | C input to P register CLK not using multiplier. | 1.76/ -0.26 | 2.10/ -0.26 | 2.10/ -0.26 | ns |
| T _{DSPDCK_PCIN_PREG} / T _{DSPCKD_PCIN_PREG} | PCIN input to P register CLK. | 1.51/ -0.15 | 1.80/ -0.15 | 1.80/ -0.15 | ns |
| Setup and Hold Times of the CE Pins | | | | | |
| T _{DSPDCK_{CEA;CEB}_{AREG;BREG}} / T _{DSPCKD_{CEA;CEB}_{AREG;BREG}} | {CEA; CEB} input to {A; B} register CLK. | 0.42/ 0.08 | 0.52/ 0.11 | 0.52/ 0.11 | ns |
| T _{DSPDCK_CEC_CREG} / T _{DSPCKD_CEC_CREG} | CEC input to C register CLK. | 0.34/ 0.11 | 0.42/ 0.13 | 0.42/ 0.13 | ns |
| T _{DSPDCK_CED_DREG} / T _{DSPCKD_CED_DREG} | CED input to D register CLK. | 0.43/ -0.03 | 0.52/ -0.03 | 0.52/ -0.03 | ns |

Table 31: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|--|--|--|---------------|---------------|-------|
| | | 1.0V | | 0.95V | |
| | | -2 | -1 | -1L | |
| T _{DSPDCK_CEM_MREG} / T _{DSPCKD_CEM_MREG} | CEM input to M register CLK. | 0.21/ 0.20 | 0.27/ 0.23 | 0.27/ 0.23 | ns |
| T _{DSPDCK_CEP_PREG} / T _{DSPCKD_CEP_PREG} | CEP input to P register CLK. | 0.43/ 0.01 | 0.53/ 0.01 | 0.53/ 0.01 | ns |
| Setup and Hold Times of the RST Pins | | | | | |
| T _{DSPDCK_{RSTA; RSTB}_{AREG; BREG}} / T _{DSPCKD_{RSTA; RSTB}_{AREG; BREG}} | {RSTA, RSTB} input to {A, B} register CLK. | 0.46/ 0.13 | 0.55/ 0.15 | 0.55/ 0.15 | ns |
| T _{DSPDCK_RSTC_CREG} / T _{DSPCKD_RSTC_CREG} | RSTC input to C register CLK. | 0.08/ 0.11 | 0.09/ 0.12 | 0.09/ 0.12 | ns |
| T _{DSPDCK_RSTD_DREG} / T _{DSPCKD_RSTD_DREG} | RSTD input to D register CLK | 0.50/ 0.08 | 0.59/ 0.09 | 0.59/ 0.09 | ns |
| T _{DSPDCK_RSTM_MREG} / T _{DSPCKD_RSTM_MREG} | RSTM input to M register CLK | 0.23/ 0.24 | 0.27/ 0.28 | 0.27/ 0.28 | ns |
| T _{DSPDCK_RSTP_PREG} / T _{DSPCKD_RSTP_PREG} | RSTP input to P register CLK | 0.30/ 0.01 | 0.35/ 0.01 | 0.35/ 0.01 | ns |
| Combinatorial Delays from Input Pins to Output Pins | | | | | |
| T _{DSPDO_A_CARRYOUT_MULT} | A input to CARRYOUT output using multiplier. | 4.35 | 5.18 | 5.18 | ns |
| T _{DSPDO_D_P_MULT} | D input to P output using multiplier. | 4.26 | 5.07 | 5.07 | ns |
| T _{DSPDO_B_P} | B input to P output not using multiplier. | 1.75 | 2.08 | 2.08 | ns |
| T _{DSPDO_C_P} | C input to P output. | 1.53 | 1.82 | 1.82 | ns |
| Combinatorial Delays from Input Pins to Cascading Output Pins | | | | | |
| T _{DSPDO_{A; B}_{ACOUT; BCOUT}} | {A, B} input to {ACOUT, BCOUT} output. | 0.63 | 0.74 | 0.74 | ns |
| T _{DSPDO_{A; B}_CARRYCASCOULT} | {A, B} input to CARRYCASCOULT output using multiplier. | 4.65 | 5.54 | 5.54 | ns |
| T _{DSPDO_D_CARRYCASCOULT} | D input to CARRYCASCOULT output using multiplier. | 4.54 | 5.40 | 5.40 | ns |
| T _{DSPDO_{A; B}_CARRYCASCOULT} | {A, B} input to CARRYCASCOULT output not using multiplier. | 2.03 | 2.41 | 2.41 | ns |
| T _{DSPDO_C_CARRYCASCOULT} | C input to CARRYCASCOULT output. | 1.81 | 2.15 | 2.15 | ns |
| Combinatorial Delays from Cascading Input Pins to All Output Pins | | | | | |
| T _{DSPDO_ACIN_P_MULT} | ACIN input to P output using multiplier. | 4.19 | 5.00 | 5.00 | ns |
| T _{DSPDO_ACIN_P} | ACIN input to P output not using multiplier. | 1.57 | 1.88 | 1.88 | ns |
| T _{DSPDO_ACIN_ACOUT} | ACIN input to ACOUT output. | 0.44 | 0.53 | 0.53 | ns |
| T _{DSPDO_ACIN_CARRYCASCOULT} | ACIN input to CARRYCASCOULT output using multiplier. | 4.47 | 5.33 | 5.33 | ns |
| T _{DSPDO_ACIN_CARRYCASCOULT} | ACIN input to CARRYCASCOULT output not using multiplier. | 1.85 | 2.21 | 2.21 | ns |
| T _{DSPDO_PCIN_P} | PCIN input to P output. | 1.28 | 1.52 | 1.52 | ns |

Table 31: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|---|---|--|--------|--------|-------|
| | | 1.0V | | 0.95V | |
| | | -2 | -1 | -1L | |
| T _{DSPDO_PCIN_CARRYCASCOUT} | PCIN input to CARRYCASCOUT output. | 1.56 | 1.85 | 1.85 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | |
| T _{DSPCKO_P_PREG} | CLK PREG to P output. | 0.37 | 0.44 | 0.44 | ns |
| T _{DSPCKO_CARRYCASCOUT_PREG} | CLK PREG to CARRYCASCOUT output. | 0.59 | 0.69 | 0.69 | ns |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | |
| T _{DSPCKO_P_MREG} | CLK MREG to P output. | 1.93 | 2.31 | 2.31 | ns |
| T _{DSPCKO_CARRYCASCOUT_MREG} | CLK MREG to CARRYCASCOUT output. | 2.21 | 2.64 | 2.64 | ns |
| T _{DSPCKO_P_ADREG_MULT} | CLK ADREG to P output using multiplier. | 3.10 | 3.69 | 3.69 | ns |
| T _{DSPCKO_CARRYCASCOUT_ADREG_MULT} | CLK ADREG to CARRYCASCOUT output using multiplier. | 3.38 | 4.02 | 4.02 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | |
| T _{DSPCKO_P_AREG_MULT} | CLK AREG to P output using multiplier. | 4.51 | 5.37 | 5.37 | ns |
| T _{DSPCKO_P_BREG} | CLK BREG to P output not using multiplier. | 1.87 | 2.22 | 2.22 | ns |
| T _{DSPCKO_P_CREG} | CLK CREG to P output not using multiplier. | 1.93 | 2.30 | 2.30 | ns |
| T _{DSPCKO_P_DREG_MULT} | CLK DREG to P output using multiplier. | 4.48 | 5.32 | 5.32 | ns |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | |
| T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}} | CLK (ACOUT, BCOUT) to {A,B} register output. | 0.73 | 0.87 | 0.87 | ns |
| T _{DSPCKO_CARRYCASCOUT_{AREG; BREG}_MULT} | CLK (AREG, BREG) to CARRYCASCOUT output using multiplier. | 4.79 | 5.70 | 5.70 | ns |
| T _{DSPCKO_CARRYCASCOUT_BREG} | CLK BREG to CARRYCASCOUT output not using multiplier. | 2.15 | 2.55 | 2.55 | ns |
| T _{DSPCKO_CARRYCASCOUT_DREG_MULT} | CLK DREG to CARRYCASCOUT output using multiplier. | 4.76 | 5.65 | 5.65 | ns |
| T _{DSPCKO_CARRYCASCOUT_CREG} | CLK CREG to CARRYCASCOUT output. | 2.21 | 2.63 | 2.63 | ns |
| Maximum Frequency | | | | | |
| F _{MAX} | With all registers used. | 550.66 | 464.25 | 464.25 | MHz |
| F _{MAX_PATDET} | With pattern detector. | 465.77 | 392.93 | 392.93 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG. | 305.62 | 257.47 | 257.47 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect. | 277.62 | 233.92 | 233.92 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG. | 346.26 | 290.44 | 290.44 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect. | 346.26 | 290.44 | 290.44 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG). | 227.01 | 190.69 | 190.69 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect. | 211.15 | 177.43 | 177.43 | MHz |

Table 38: PLL Specification

| Symbol | Description | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|---|--|--|-----------|-----------|----------|
| | | 1.0V | | 0.95V | |
| | | -2 | -1 | -1L | |
| PLL_F _{BANDWIDTH} | Low PLL bandwidth at typical. | 1.00 | 1.00 | 1.00 | MHz |
| | High PLL bandwidth at typical. ⁽¹⁾ | 4.00 | 4.00 | 4.00 | MHz |
| PLL_T _{STATPHAOFFSET} | Static phase offset of the PLL outputs. ⁽²⁾ | 0.12 | 0.12 | 0.12 | ns |
| PLL_T _{OUTJITTER} | PLL output jitter. | Note 3 | | | |
| PLL_T _{OUTDUTY} | PLL output clock duty-cycle precision. ⁽⁴⁾ | 0.20 | 0.20 | 0.20 | ns |
| PLL_T _{LOCKMAX} | PLL maximum lock time. | 100.00 | 100.00 | 100.00 | μs |
| PLL_F _{OUTMAX} | PLL maximum output frequency. | 800.00 | 800.00 | 800.00 | MHz |
| PLL_F _{OUTMIN} | PLL minimum output frequency. ⁽⁵⁾ | 6.25 | 6.25 | 6.25 | MHz |
| PLL_T _{EXTFDVAR} | External clock feedback variation. | < 20% of clock input period or 1 ns Max | | | |
| PLL_RST _{MINPULSE} | Minimum reset pulse width. | 5.00 | 5.00 | 5.00 | ns |
| PLL_F _{PFDMAX} | Maximum frequency at the phase frequency detector. | 500.00 | 450.00 | 450.00 | MHz |
| PLL_F _{PFDMIN} | Minimum frequency at the phase frequency detector. | 19.00 | 19.00 | 19.00 | MHz |
| PLL_T _{FBDELAY} | Maximum delay in the feedback path. | 3 ns Max or one CLKIN cycle | | | |
| Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK | | | | | |
| T _{PLLDCK_DADDR} / T _{PLLCKD_DADDR} | Setup and hold of D address. | 1.40/0.15 | 1.63/0.15 | 1.63/0.15 | ns, Min |
| T _{PLLDCK_DI} / T _{PLLCKD_DI} | Setup and hold of D input. | 1.40/0.15 | 1.63/0.15 | 1.63/0.15 | ns, Min |
| T _{PLLDCK_DEN} / T _{PLLCKD_DEN} | Setup and hold of D enable. | 1.97/0.00 | 2.29/0.00 | 2.29/0.00 | ns, Min |
| T _{PLLDCK_DWE} / T _{PLLCKD_DWE} | Setup and hold of D write enable. | 1.40/0.15 | 1.63/0.15 | 1.63/0.15 | ns, Min |
| T _{PLLCKO_DRDY} | CLK to out of DRDY. | 0.72 | 0.99 | 0.99 | ns, Max |
| F _{DCK} | DCLK frequency. | 200.00 | 200.00 | 200.00 | MHz, Max |

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the *Clocking Wizard* [Ref 8].
4. Includes global clock buffer.
5. Calculated as FVCO/128 assuming output duty cycle is 50%.

Table 40: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)⁽¹⁾

| Symbol | Description | Device | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|--|--|---------|--|------|-------|-------|
| | | | 1.0V | | 0.95V | |
| | | | -2 | -1 | -1L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. | | | | | | |
| T _{ICKOFFAR} | Clock-capable clock input and OUTFF at pins/banks farthest from the BUFGs <i>without</i> MMCM/PLL (far clock region). ⁽²⁾ | XC7S6 | 5.55 | 6.50 | 6.50 | ns |
| | | XC7S15 | 5.55 | 6.50 | 6.50 | ns |
| | | XC7S25 | 5.55 | 6.44 | 6.44 | ns |
| | | XC7S50 | 5.71 | 6.62 | 6.62 | ns |
| | | XC7S75 | 6.01 | 7.02 | 7.02 | ns |
| | | XC7S100 | 6.01 | 7.02 | 7.02 | ns |
| | | XA7S6 | 5.55 | 6.50 | N/A | ns |
| | | XA7S15 | 5.55 | 6.50 | N/A | ns |
| | | XA7S25 | 5.55 | 6.44 | N/A | ns |
| | | XA7S50 | 5.71 | 6.62 | N/A | ns |
| | | XA7S75 | 6.01 | 7.02 | N/A | ns |
| | | XA7S100 | 6.01 | 7.02 | N/A | ns |

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Refer to the *Die Level Bank Numbering Overview* section of the *7 Series FPGA Packaging and Pinout Specification* (UG475) [Ref 4].

Table 41: Clock-Capable Clock Input to Output Delay With MMCM⁽¹⁾

| Symbol | Description | Device | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|--|---|---------|--|------|-------|-------|
| | | | 1.0V | | 0.95V | |
| | | | -2 | -1 | -1L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM. | | | | | | |
| T _{ICKOFMMCMCC} | Clock-capable clock input and OUTFF with MMCM. ⁽²⁾ | XC7S6 | 1.03 | 1.03 | 1.03 | ns |
| | | XC7S15 | 1.03 | 1.03 | 1.03 | ns |
| | | XC7S25 | 1.00 | 1.00 | 1.00 | ns |
| | | XC7S50 | 1.00 | 1.00 | 1.00 | ns |
| | | XC7S75 | 1.00 | 1.00 | 1.00 | ns |
| | | XC7S100 | 1.00 | 1.00 | 1.00 | ns |
| | | XA7S6 | 1.03 | 1.03 | N/A | ns |
| | | XA7S15 | 1.03 | 1.03 | N/A | ns |
| | | XA7S25 | 1.00 | 1.00 | N/A | ns |
| | | XA7S50 | 1.00 | 1.00 | N/A | ns |
| | | XA7S75 | 1.00 | 1.00 | N/A | ns |
| | | XA7S100 | 1.00 | 1.00 | N/A | ns |

Notes:

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 44: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks

| Symbol | Description | Device | V _{CCINT} Operating Voltage and Speed Grade | | | Units |
|---|---|---------|--|------------|------------|-------|
| | | | 1.0V | | 0.95V | |
| | | | -2 | -1 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.⁽¹⁾ | | | | | | |
| T _{PSFD} / T _{PHFD} | Full delay (legacy delay or default delay) global clock input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O banks. | XC7S6 | 2.76/−0.40 | 3.17/−0.40 | 3.17/−0.40 | ns |
| | | XC7S15 | 2.76/−0.40 | 3.17/−0.40 | 3.17/−0.40 | ns |
| | | XC7S25 | 2.67/−0.37 | 3.12/−0.37 | 3.12/−0.37 | ns |
| | | XC7S50 | 2.66/−0.28 | 3.11/−0.28 | 3.11/−0.28 | ns |
| | | XC7S75 | 2.91/−0.33 | 3.36/−0.33 | 3.36/−0.33 | ns |
| | | XC7S100 | 2.91/−0.33 | 3.36/−0.33 | 3.36/−0.33 | ns |
| | | XA7S6 | 2.76/−0.40 | 3.17/−0.40 | N/A | ns |
| | | XA7S15 | 2.76/−0.40 | 3.17/−0.40 | N/A | ns |
| | | XA7S25 | 2.67/−0.37 | 3.12/−0.37 | N/A | ns |
| | | XA7S50 | 2.66/−0.28 | 3.11/−0.28 | N/A | ns |
| | | XA7S75 | 2.91/−0.33 | 3.36/−0.33 | N/A | ns |
| | | XA7S100 | 2.91/−0.33 | 3.36/−0.33 | N/A | ns |

Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input flip-flop or latch.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Spartan-7 FPGA clock transmitter and receiver data-valid windows.

Table 49: Package Skew⁽¹⁾

| Symbol | Description | Device | Package | Value | Units |
|---------------|------------------------------|---------|---------|-------|-------|
| $T_{PKGSKEW}$ | Package skew. ⁽²⁾ | XC7S6 | CPGA196 | 44 | ps |
| | | | CSGA225 | 83 | ps |
| | | | FTGB196 | 65 | ps |
| | | XC7S15 | CPGA196 | 44 | ps |
| | | | CSGA225 | 83 | ps |
| | | | FTGB196 | 65 | ps |
| | | XC7S25 | CSGA225 | 93 | ps |
| | | | CSGA324 | 62 | ps |
| | | | FTGB196 | 83 | ps |
| | | XC7S50 | CSGA324 | 80 | ps |
| | | | FGGA484 | 110 | ps |
| | | | FTGB196 | 103 | ps |
| | | XC7S75 | FGGA484 | 117 | ps |
| | | | FGGA676 | 110 | ps |
| | | XC7S100 | FGGA484 | 117 | ps |
| | | | FGGA676 | 110 | ps |
| | | XA7S6 | CPGA196 | 44 | ps |
| | | | CSGA225 | 83 | ps |
| | | | FTGB196 | 65 | ps |
| | | XA7S15 | CPGA196 | 44 | ps |
| | | | CSGA225 | 83 | ps |
| | | | FTGB196 | 65 | ps |
| | | XA7S25 | CSGA225 | 93 | ps |
| | | | CSGA324 | 62 | ps |
| | | | FTGB196 | 83 | ps |
| | | XA7S50 | CSGA324 | 80 | ps |
| | | | FGGA484 | 110 | ps |
| | | | FTGB196 | 103 | ps |
| | | XA7S75 | FGGA484 | 117 | ps |
| | | | FGGA676 | 110 | ps |
| XC7S100 | FGGA484 | 117 | ps | | |
| | FGGA676 | 110 | ps | | |

Notes:

1. Package delay information is available for these device/package combinations. This information can be used to deskew the package.
2. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.

Table 50: XADC Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|--------------------------------------|------------|--|--------|------|--------|--------|
| Conversion Rate⁽⁴⁾ | | | | | | |
| Conversion time: continuous | t_{CONV} | Number of ADCCLK cycles. | 26 | – | 32 | Cycles |
| Conversion time: event | t_{CONV} | Number of CLK cycles. | – | – | 21 | Cycles |
| DRP clock frequency | DCLK | DRP clock frequency. | 8 | – | 250 | MHz |
| ADC clock frequency | ADCCLK | Derived from DCLK. | 1 | – | 26 | MHz |
| DCLK duty cycle | | | 40 | – | 60 | % |
| XADC Reference⁽⁵⁾ | | | | | | |
| External reference | V_{REFP} | Externally supplied reference voltage. | 1.20 | 1.25 | 1.30 | V |
| On-chip reference | | Ground V_{REFP} pin to AGND, $-40^{\circ}\text{C} \leq T_j \leq 100^{\circ}\text{C}$ | 1.2375 | 1.25 | 1.2625 | V |
| | | Ground V_{REFP} pin to AGND, $-55^{\circ}\text{C} \leq T_j < -40^{\circ}\text{C}; 100^{\circ}\text{C} < T_j \leq 125^{\circ}\text{C}$ | 1.225 | 1.25 | 1.275 | V |

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for bitstream option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* (UG480) [Ref 9].
- For a detailed description, see the *Timing* chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* (UG480) [Ref 9].
- Any variation in the reference voltage from the nominal $V_{REFP} = 1.25\text{V}$ and $V_{REFN} = 0\text{V}$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by $\pm 4\%$ is permitted.

Revision History

The following table shows the revision history for this document:

| Date | Version | Description of Revisions |
|------------|---------|---|
| 07/31/2018 | 1.7 | In Table 12 , updated Vivado tools version to 2018.2.1. In Table 13 , moved all speed grades for all devices to Production. In Table 14 , added Vivado tools version for XC7S6, XC7S15, XC7S75, XC7S100, XA7S6, XA7S15, XA7S75, and XA7S100. |
| 06/18/2018 | 1.6 | In Table 12 , updated Vivado tools version to 2018.2. In Table 13 , moved all speed grades except -1Q (1.0V) for XC7S6 and XC7S15 to Production. In Table 14 , added Vivado tools version for XC7S6 and XC7S15. |
| 04/04/2018 | 1.5 | Added XA7S6, XA7S15, XA7S25, XA7S75, and XA7S100 devices throughout. In Table 5 , updated typical quiescent supply current values for XC7S25 and XC7S50 devices, and added values for XC7S6, XC7S15, XC7S75, and XC7S100 devices. In Table 6 , updated table title and $I_{CCINTMIN}$ and $I_{CCAUXMIN}$ for XC7S75 and XC7S100 devices. In Table 13 , moved all speed grades for XC7S6 and XC7S15 to Preliminary, moved -1LI (0.95V) speed grade for XC7S25 to Production, and moved all speed grades except -1Q (1.0V) for XC7S75 and XC7S100 from Preliminary to Production. In Table 14 , added Vivado tools version for XC7S25, XC7S75, and XC7S100. In Table 36 , Table 39 , Table 40 , Table 41 , Table 42 , Table 44 , Table 45 , and Table 46 , changed parameter value for XA7S50 to N/A. In Table 49 , added package skew values for XC7S6 and XC7S15 devices. |
| 12/22/2017 | 1.4 | In Table 12 , updated Vivado tools version to 2017.4. In Table 13 , moved all speed grades for XC7S75 and XC7S100 from Advance to Preliminary and all speed grades except -1LI (0.95V) for XC7S25 from Advance to Production. In Table 14 , added Vivado tools version for XC7S25. Added Note 2 to Table 16 . In Table 49 , added package skew values for XC7S25 device in CSGA324 package and XC7S75 and XC7S100 devices in FGGA676 package. |
| 11/20/2017 | 1.3 | Added XA7S50 device throughout. Updated description of offered temperature ranges in second paragraph of Introduction . Added row for junction temperature (T_j) at expanded (Q) temperature to Table 2 . Added -1Q (1.0V) speed grade to Table 5 , and Table 13 to Table 16 . In Table 12 , updated Vivado tools version to 2017.3. In Table 49 , added package skew values for XC7S25, XC7S50, XC7S75, and XC7S100 devices in CSGA225, FTGB196, and FGGA484 packages. Added <i>XA Spartan-7 Automotive FPGA Data Sheet: Overview (DS171)</i> to References . |
| 06/20/2017 | 1.2 | Updated paragraph before Table 6 . In Table 12 , updated Vivado tools version to 2017.2. In Table 13 , moved all speed grades for XC7S50 from Preliminary to Production and updated Note 1 . In Table 14 , added Vivado tools version for XC7S50. In Table 49 , added package skew value for XC7S50 device in FGGA484 package. |
| 04/07/2017 | 1.1 | Added 1.35V to Note 5 in Table 2 . In Table 12 , updated Vivado tools version to 2016.4. In Table 13 , moved all speed grades for XC7S50 from Advance to Preliminary. Removed SFI-4.1 and SPI-4.2 from descriptions of SDR LVDS receiver and DDR LVDS receiver, respectively, in Table 15 . In Table 25 , changed $T_{DELAYRESOLUTION}$ units from ps to μ s. Removed BUFMR from Note 1 in Table 34 . In Table 49 , replaced TQGA144 with FTGB196 for XC7S6, XC7S15, and XC7S25 devices, added FTGB196 package for XC7S50 device, and added package skew value for XC7S50 device in CSGA324 package. |
| 09/27/2016 | 1.0 | Initial Xilinx release. |