

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	4075
Number of Logic Elements/Cells	52160
Total RAM Bits	2764800
Number of I/O	210
Number of Gates	-
Voltage - Supply	0.92V ~ 0.98V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	324-LFBGA, CSPBGA
Supplier Device Package	324-CSPBGA (15x15)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7s50-l1csga324i">https://www.e-xfl.com/product-detail/xilinx/xc7s50-l1csga324i</a>

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
V <sub>IN</sub> <sup>(2)(3)(4)</sup>	I/O input voltage.	-0.4	V <sub>CCO</sub> + 0.55	V
	I/O input voltage (when V <sub>CCO</sub> = 3.3V) for V <sub>REF</sub> and differential I/O standards except TMDS_33. <sup>(5)</sup>	-0.4	2.625	V
V <sub>CCBATT</sub>	Key memory battery backup supply.	-0.5	2.0	V
<b>XADC</b>				
V <sub>CCADC</sub>	XADC supply relative to GNDADC.	-0.5	2.0	V
V <sub>REFP</sub>	XADC reference input relative to GNDADC.	-0.5	2.0	V
<b>Temperature</b>				
T <sub>STG</sub>	Storage temperature (ambient).	-65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature for Pb/Sn component bodies. <sup>(6)</sup>	-	+220	°C
	Maximum soldering temperature for Pb-free component bodies. <sup>(6)</sup>	-	+260	°C
T <sub>j</sub>	Maximum junction temperature. <sup>(6)</sup>	-	+125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* (UG471) [Ref 3].
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4.
- See Table 9 for TMDS\_33 specifications.
- For soldering guidelines and thermal considerations, see the *7 Series FPGA Packaging and Pinout Specification* (UG475) [Ref 4].

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

Symbol	Description	Min	Typ	Max	Units
<b>FPGA Logic</b>					
$V_{CCINT}^{(3)}$	For -2 and -1 (1.0V) devices: internal supply voltage.	0.95	1.00	1.05	V
	For -1L (0.95V) devices: internal supply voltage.	0.92	0.95	0.98	V
$V_{CCAUX}$	Auxiliary supply voltage.	1.71	1.80	1.89	V
$V_{CCBRAM}^{(3)}$	For -2 and -1 (1.0V) devices: block RAM supply voltage.	0.95	1.00	1.05	V
	For -1L (0.95V) devices: block RAM supply voltage.	0.92	0.95	0.98	V
$V_{CCO}^{(4)(5)}$	Supply voltage for HR I/O banks.	1.14	–	3.465	V
$V_{IN}^{(6)}$	I/O input voltage.	–0.20	–	$V_{CCO} + 0.20$	V
	I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMDS_33. <sup>(7)</sup>	–0.20	–	2.625	V
$I_{IN}^{(8)}$	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	–	–	10	mA
$V_{CCBATT}^{(9)}$	Battery voltage.	1.0	–	1.89	V
<b>XADC</b>					
$V_{CCADC}$	XADC supply relative to GNDADC.	1.71	1.80	1.89	V
$V_{REFP}$	Externally supplied reference voltage.	1.20	1.25	1.30	V
<b>Temperature</b>					
$T_j$	Junction temperature operating range for commercial (C) temperature devices.	0	–	85	°C
	Junction temperature operating range for industrial (I) temperature devices.	–40	–	100	°C
	Junction temperature operating range for expanded (Q) temperature devices.	–40	–	125	°C

**Notes:**

- All voltages are relative to ground.
- For the design of the power distribution system consult the *7 Series FPGAs PCB Design Guide* (UG483) [Ref 5].
- If  $V_{CCINT}$  and  $V_{CCBRAM}$  are operating at the same voltage,  $V_{CCINT}$  and  $V_{CCBRAM}$  should be connected to the same supply.
- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.3V at  $\pm 5\%$ .
- The lower absolute voltage specification always applies.
- See Table 9 for TMDS\_33 specifications.
- A total of 200 mA per bank should not be exceeded.
- $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .

Table 5: Typical Quiescent Supply Current<sup>(1)(2)(3)</sup> (Cont'd)

Symbol	Description	Device	Speed Grade						Units
			1.0V					0.95V	
			-2C	-2I	-1C	-1I	-1Q	-1LI	
$I_{CCOQ}$	Quiescent $V_{CCO}$ supply current.	XC7S6	1	1	1	1	1	1	mA
		XC7S15	1	1	1	1	1	1	mA
		XC7S25	1	1	1	1	1	1	mA
		XC7S50	1	1	1	1	1	1	mA
		XC7S75	4	4	4	4	4	4	mA
		XC7S100	4	4	4	4	4	4	mA
		XA7S6	N/A	1	N/A	1	1	N/A	mA
		XA7S15	N/A	1	N/A	1	1	N/A	mA
		XA7S25	N/A	1	N/A	1	1	N/A	mA
		XA7S50	N/A	1	N/A	1	1	N/A	mA
		XA7S75	N/A	4	N/A	4	4	N/A	mA
		XA7S100	N/A	4	N/A	4	4	N/A	mA
$I_{CCAUXQ}$	Quiescent $V_{CCAUX}$ supply current.	XC7S6	10	10	10	10	10	10	mA
		XC7S15	10	10	10	10	10	10	mA
		XC7S25	13	13	13	13	13	13	mA
		XC7S50	22	22	22	22	22	20	mA
		XC7S75	43	43	43	43	43	43	mA
		XC7S100	43	43	43	43	43	43	mA
		XA7S6	N/A	10	N/A	10	10	N/A	mA
		XA7S15	N/A	10	N/A	10	10	N/A	mA
		XA7S25	N/A	13	N/A	13	13	N/A	mA
		XA7S50	N/A	22	N/A	22	22	N/A	mA
		XA7S75	N/A	43	N/A	43	43	N/A	mA
		XA7S100	N/A	43	N/A	43	43	N/A	mA

Table 14: Spartan-7 Device Production Software and Speed Specification Release

Device	V <sub>CCINT</sub> Operating Voltage, Speed Grade, and Temperature Range					
	1.0V					0.95V
	-2C	-2I	-1C	-1I	-1Q	-1LI
XC7S6	Vivado tools 2018.2 v1.22				Vivado tools 2018.2.1 v1.23	Vivado tools 2018.2 v1.22
XC7S15	Vivado tools 2018.2 v1.22				Vivado tools 2018.2.1 v1.23	Vivado tools 2018.2 v1.22
XC7S25	Vivado tools 2017.4 v1.20				Vivado tools 2018.1 v1.21	Vivado tools 2017.4 v1.20
XC7S50	Vivado tools 2017.2 v1.17				Vivado tools 2017.3 v1.19	Vivado tools 2017.2 v1.17
XC7S75	Vivado tools 2018.1 v1.21				Vivado tools 2018.2.1 v1.23	Vivado tools 2018.1 v1.21
XC7S100	Vivado tools 2018.1 v1.21				Vivado tools 2018.2.1 v1.23	Vivado tools 2018.1 v1.21
XA7S6	N/A	Vivado tools 2018.2.1 v1.16	N/A	Vivado tools 2018.2.1 v1.16		N/A
XA7S15	N/A	Vivado tools 2018.2.1 v1.16	N/A	Vivado tools 2018.2.1 v1.16		N/A
XA7S25	N/A	Vivado tools 2018.1 v1.15	N/A	Vivado tools 2018.1 v1.15		N/A
XA7S50	N/A	Vivado tools 2017.3 v1.12	N/A	Vivado tools 2017.3 v1.12		N/A
XA7S75	N/A	Vivado tools 2018.2.1 v1.16	N/A	Vivado tools 2018.2.1 v1.16		N/A
XA7S100	N/A	Vivado tools 2018.2.1 v1.16	N/A	Vivado tools 2018.2.1 v1.16		N/A

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Spartan-7 FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics, page 12](#).

Table 15: Networking Applications Interface Performances

Description	V <sub>CCINT</sub> Operating Voltage, Speed Grade, and Temperature Range			Units
	1.0V		0.95V	
	-2C/-2I	-1C/-1I/-1Q	-1LI	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	600	600	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	950	950	Mb/s
SDR LVDS receiver <sup>(1)</sup>	680	600	600	Mb/s

**Table 15: Networking Applications Interface Performances (Cont'd)**

Description	V <sub>CCINT</sub> Operating Voltage, Speed Grade, and Temperature Range			Units
	1.0V		0.95V	
	-2C/-2I	-1C/-1I/-1Q	-1LI	
DDR LVDS receiver <sup>(1)</sup>	1250	950	950	Mb/s

**Notes:**

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

**Table 16: Maximum Physical Interface (PHY) Rate for Memory Interface IP available with the Memory Interface Generator<sup>(1)</sup>**

Memory Standard	V <sub>CCINT</sub> Operating Voltage, Speed Grade, and Temperature Range			Units
	1.0V		0.95V	
	-2C/-2I	-1C/-1I/-1Q	-1LI	
<b>4:1 Memory Controllers</b>				
DDR3	800 <sup>(2)</sup>	667	667	Mb/s
DDR3L	800 <sup>(2)</sup>	667	667	Mb/s
DDR2	800 <sup>(2)</sup>	667	667	Mb/s
<b>2:1 Memory Controllers</b>				
DDR3	800 <sup>(2)</sup>	667	667	Mb/s
DDR3L	800 <sup>(2)</sup>	667	667	Mb/s
DDR2	800 <sup>(2)</sup>	667	667	Mb/s
LPDDR2	667	533	533	Mb/s

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see the *Zynq-7000 AP SoC and 7 Series FPGAs Memory Interface Solutions User Guide* (UG586) [Ref 7].
2. The maximum PHY rate is 667 Mb/s in the FTGB196 package.

## IOB Pad Input/Output/3-State

Table 17 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.


- T<sub>IOPi</sub> is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T<sub>IOPo</sub> is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T<sub>IOTp</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than T<sub>IOTp</sub> when the INTERMDISABLE pin is used.

Table 18: IOB 3-state Output Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T <sub>IOTPHZ</sub>	T input to pad high-impedance.	2.19	2.37	2.37	ns
T <sub>IOIBUFDISABLE</sub>	IBUF turn-on time from IBUFDISABLE to O output.	2.30	2.60	2.60	ns


## Output Delay Measurements

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 1](#) and [Figure 2](#).



X16654-092616

Figure 1: Single-ended Test Setup



X16640-092616

Figure 2: Differential Test Setup

Parameters  $V_{REF}$ ,  $R_{REF}$ ,  $C_{REF}$ , and  $V_{MEAS}$  fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

1. Simulate the output driver of choice into the generalized test setup using values from [Table 20](#).
2. Record the time to  $V_{MEAS}$ .
3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to  $V_{MEAS}$ .
5. Compare the results of [step 2](#) and [step 4](#). The increase or decrease in delay yields the actual propagation delay of the PCB trace.



## Input/Output Logic Switching Characteristics

Table 21: ILOGIC Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>Setup/Hold</b>					
T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub>	CE1 pin setup/hold with respect to CLK.	0.54/0.02	0.76/0.02	0.76/0.02	ns
T <sub>ISRCK</sub> /T <sub>ICKSR</sub>	SR pin setup/hold with respect to CLK.	0.70/0.01	1.13/0.01	1.13/0.01	ns
T <sub>IDOCK</sub> /T <sub>IOCKD</sub>	D pin setup/hold with respect to CLK without delay.	0.01/0.29	0.01/0.33	0.01/0.33	ns
T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub>	DDL <sub>Y</sub> pin setup/hold with respect to CLK (using IDELAY).	0.02/0.29	0.02/0.33	0.02/0.33	ns
<b>Combinatorial</b>					
T <sub>IDI</sub>	D pin to O pin propagation delay, no delay.	0.11	0.13	0.13	ns
T <sub>IDID</sub>	DDL <sub>Y</sub> pin to O pin propagation delay (using IDELAY).	0.12	0.14	0.14	ns
<b>Sequential Delays</b>					
T <sub>IDLO</sub>	D pin to Q1 pin using flip-flop as a latch without delay.	0.44	0.51	0.51	ns
T <sub>IDLOD</sub>	DDL <sub>Y</sub> pin to Q1 pin using flip-flop as a latch (using IDELAY).	0.44	0.51	0.51	ns
T <sub>ICKQ</sub>	CLK to Q outputs.	0.57	0.66	0.66	ns
T <sub>RQ_ILOGIC</sub>	SR pin to OQ/TQ out.	1.08	1.32	1.32	ns
T <sub>GSRO_ILOGIC</sub>	Global set/reset to Q outputs.	7.60	10.51	10.51	ns
<b>Set/Reset</b>					
T <sub>RPW_ILOGIC</sub>	Minimum pulse width, SR inputs.	0.72	0.72	0.72	ns, Min

## Output Serializer/Deserializer Switching Characteristics

Table 24: OSERDES Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>Setup/Hold</b>					
T <sub>OSDCK_D</sub> / T <sub>OSCKD_D</sub>	D input setup/hold with respect to CLKDIV.	0.45/0.03	0.63/0.03	0.63/0.03	ns
T <sub>OSDCK_T</sub> / T <sub>OSCKD_T</sub>	T input setup/hold with respect to CLK.	0.73/−0.13	0.88/−0.13	0.88/−0.13	ns
T <sub>OSDCK_T2</sub> / T <sub>OSCKD_T2</sub>	T input setup/hold with respect to CLKDIV.	0.34/−0.13	0.39/−0.13	0.39/−0.13	ns
T <sub>OSCKCK_OCE</sub> / T <sub>OSCKC_OCE</sub>	OCE input setup/hold with respect to CLK.	0.34/0.58	0.51/0.58	0.51/0.58	ns
T <sub>OSCKCK_S</sub>	SR (reset) input setup with respect to CLKDIV.	0.52	0.85	0.85	ns
T <sub>OSCKCK_TCE</sub> / T <sub>OSCKC_TCE</sub>	TCE input setup/hold with respect to CLK.	0.34/0.01	0.51/0.01	0.51/0.01	ns
<b>Sequential Delays</b>					
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ.	0.42	0.48	0.48	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ.	0.49	0.56	0.56	ns
<b>Combinatorial</b>					
T <sub>OSDO_TTQ</sub>	T input to TQ out.	0.92	1.11	1.11	ns

## Input/Output Delay Switching Characteristics

Table 25: Input/Output Delay Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>IDELAYCTRL</b>					
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL.	3.67	3.67	3.67	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.00. <sup>(1)</sup>	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00. <sup>(1)</sup>	300.00	300.00	300.00	MHz
	Attribute REFCLK frequency = 400.00. <sup>(1)</sup>	400.00	N/A	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum reset pulse width.	59.28	59.28	59.28	ns
<b>IDELAY</b>					
T <sub>IDELAYRESOLUTION</sub>	IDELAY chain delay resolution.	1/(32 x 2 x F <sub>REF</sub> )			μs
T <sub>IDELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(3)</sup>	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23). <sup>(4)</sup>	±9	±9	±9	ps per tap
T <sub>IDELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY.	680.00	600.00	600.00	MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin setup/hold with respect to C for IDELAY.	0.16/0.13	0.21/0.16	0.21/0.16	ns
T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>	INC pin setup/hold with respect to C for IDELAY.	0.14/0.18	0.16/0.22	0.16/0.22	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY.	0.16/0.11	0.18/0.14	0.18/0.14	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY.	Note 5	Note 5	Note 5	ps

**Notes:**

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps, and at 400 MHz = 39 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY tap setting. See the timing report for actual values.

Table 26: IO\_FIFO Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>IO_FIFO Clock to Out Delays</b>					
T <sub>OFFCKO_DO</sub>	RDCLK to Q outputs.	0.60	0.68	0.68	ns
T <sub>CKO_FLAGS</sub>	Clock to IO_FIFO flags.	0.61	0.77	0.77	ns
<b>Setup/Hold</b>					
T <sub>CCK_D</sub> /T <sub>CKC_D</sub>	D inputs to WRCLK.	0.51/0.02	0.58/0.02	0.58/0.02	ns
T <sub>IFFCK_WREN</sub> / T <sub>IFFKC_WREN</sub>	WREN to WRCLK.	0.47/-0.01	0.53/-0.01	0.53/-0.01	ns
T <sub>OFFCK_RDEN</sub> / T <sub>OFFKC_RDEN</sub>	RDEN to RDCLK.	0.58/0.02	0.66/0.02	0.66/0.02	ns
<b>Minimum Pulse Width</b>					
T <sub>PWH_IO_FIFO</sub>	RESET, RDCLK, WRCLK.	2.15	2.15	2.15	ns
T <sub>PWL_IO_FIFO</sub>	RESET, RDCLK, WRCLK.	2.15	2.15	2.15	ns
Maximum Frequency					
F <sub>MAX</sub>	RDCLK and WRCLK.	200.00	200.00	200.00	MHz

## CLB Switching Characteristics

Table 27: CLB Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>Combinatorial Delays</b>					
T <sub>ILO</sub>	An – Dn LUT address to A.	0.11	0.13	0.13	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX.	0.30	0.36	0.36	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A.	0.46	0.55	0.55	ns, Max
T <sub>ITO</sub>	An – Dn inputs to A – D Q outputs.	1.05	1.27	1.27	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output.	0.69	0.84	0.84	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output.	0.66	0.83	0.83	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output.	0.68	0.82	0.82	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output.	0.75	0.90	0.90	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output.	0.57	0.69	0.69	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output.	0.69	0.82	0.82	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output.	0.48	0.58	0.58	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output.	0.59	0.71	0.71	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output.	0.58	0.70	0.70	ns, Max
<b>Sequential Delays</b>					
T <sub>CKO</sub>	Clock to AQ – DQ outputs.	0.44	0.53	0.53	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs.	0.53	0.66	0.66	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>					
T <sub>AS</sub> /T <sub>AH</sub>	AN – DN input to CLK on A – D flip-flops.	0.09/0.14	0.11/0.18	0.11/0.18	ns, Min
T <sub>DICK</sub> /T <sub>CKDI</sub>	AX – DX input to CLK on A – D flip-flops.	0.07/0.21	0.09/0.26	0.09/0.26	ns, Min
	AX – DX input through MUXs and/or carry logic to CLK on A – D flip-flops.	0.66/0.09	0.81/0.11	0.81/0.11	ns, Min
T <sub>CECK_CLB</sub> / T <sub>CKCE_CLB</sub>	CE input to CLK on A – D flip-flops.	0.17/0.00	0.21/0.01	0.21/0.01	ns, Min
T <sub>SRCK</sub> /T <sub>CKSR</sub>	SR input to CLK on A – D flip-flops.	0.43/0.04	0.53/0.05	0.53/0.05	ns, Min
<b>Set/Reset</b>					
T <sub>SRMIN</sub>	SR input minimum pulse width.	0.78	1.04	1.04	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops.	0.59	0.71	0.71	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops.	0.58	0.70	0.70	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control).	1286	1098	1098	MHz

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 28: CLB Distributed RAM Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>Sequential Delays</b>					
T <sub>SHCKO</sub>	Clock to A – B outputs.	1.09	1.32	1.32	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs.	1.53	1.86	1.86	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK.	0.60/0.30	0.72/0.35	0.72/0.35	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock.	0.30/0.60	0.37/0.70	0.37/0.70	ns, Min
	Address An inputs through MUXs and/or carry logic to clock.	0.77/0.21	0.94/0.26	0.94/0.26	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock.	0.43/0.12	0.53/0.17	0.53/0.17	ns, Min
T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub>	CE input to CLK.	0.44/0.11	0.53/0.17	0.53/0.17	ns, Min
<b>Clock CLK</b>					
T <sub>MPW_LRAM</sub>	Minimum pulse width.	1.13	1.25	1.25	ns, Min
T <sub>MCP</sub>	Minimum clock period.	2.26	2.50	2.50	ns, Min

**Notes:**

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 29: CLB Shift Register Switching Characteristics

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
<b>Sequential Delays</b>					
T <sub>REG</sub>	Clock to A – D outputs.	1.33	1.61	1.61	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output.	1.77	2.15	2.15	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output.	1.23	1.46	1.46	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>	WE input.	0.41/0.12	0.51/0.17	0.51/0.17	ns, Min
T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub>	CE input to CLK.	0.42/0.11	0.52/0.17	0.52/0.17	ns, Min
T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>	A – D inputs to CLK.	0.37/0.37	0.44/0.43	0.44/0.43	ns, Min
<b>Clock CLK</b>					
T <sub>MPW_SHFREG</sub>	Minimum pulse width.	0.86	0.98	0.98	ns, Min

Table 30: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T <sub>RDCK_DI_ECC_FIFO</sub> / T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode. (8)	1.15/0.59	1.32/0.64	1.32/0.64	ns, Min
T <sub>RCCK_INJECTBITERR</sub> / T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode.	0.64/0.37	0.74/0.40	0.74/0.40	ns, Min
T <sub>RCCK_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM enable (EN) input.	0.39/0.21	0.45/0.23	0.45/0.23	ns, Min
T <sub>RCCK_REGCE</sub> / T <sub>RCKC_REGCE</sub>	CE input of output register.	0.29/0.15	0.36/0.16	0.36/0.16	ns, Min
T <sub>RCCK_RSTREG</sub> / T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input.	0.32/0.07	0.35/0.07	0.35/0.07	ns, Min
T <sub>RCCK_RSTRAM</sub> / T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input.	0.34/0.43	0.36/0.46	0.36/0.46	ns, Min
T <sub>RCCK_WEA</sub> /T <sub>RCKC_WEA</sub>	Write enable (WE) input (block RAM only).	0.48/0.19	0.54/0.20	0.54/0.20	ns, Min
T <sub>RCCK_WREN</sub> / T <sub>RCKC_WREN</sub>	WREN FIFO inputs.	0.46/0.35	0.47/0.43	0.47/0.43	ns, Min
T <sub>RCCK_RDEN</sub> / T <sub>RCKC_RDEN</sub>	RDEN FIFO inputs.	0.43/0.35	0.43/0.43	0.43/0.43	ns, Min
<b>Reset Delays</b>					
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO flags/pointers. (9)	0.98	1.10	1.10	ns, Max
T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>	FIFO reset recovery and removal timing. (10)	2.07/-0.81	2.37/-0.81	2.37/-0.81	ns, Max
<b>Maximum Frequency</b>					
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (write first and no change modes) when not in SDP RF mode.	460.83	388.20	388.20	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B.	460.83	388.20	388.20	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses.	404.53	339.67	339.67	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM cascade (write first, no change mode) when cascade but not in RF mode.	418.59	345.78	345.78	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled.	418.59	345.78	345.78	MHz

Table 30: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B.	362.19	297.35	297.35	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC.	460.83	388.20	388.20	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration.	365.10	297.53	297.53	MHz

**Notes:**

1. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
2. These parameters also apply to synchronous FIFO with DO\_REG = 0.
3. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
4. These parameters also apply to multi-rate (asynchronous) and synchronous FIFO with DO\_REG = 1.
5. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
6. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
7. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
8. These parameters include both A and B inputs as well as the parity inputs of A and B.
9. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
10. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).



## Clock Buffers and Networks

**Table 32: Global Clock Switching Characteristics (Including BUFGCTRL)**

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T <sub>BCCCK_CE</sub> /T <sub>BCCCK_CE</sub> <sup>(1)</sup>	CE pins setup/hold.	0.13/0.40	0.16/0.41	0.16/0.41	ns
T <sub>BCCCK_S</sub> /T <sub>BCCCK_S</sub> <sup>(1)</sup>	S pins setup/hold.	0.13/0.40	0.16/0.41	0.16/0.41	ns
T <sub>BCCCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O.	0.09	0.10	0.10	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG).	628.00	464.00	464.00	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCCK\_S</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCCKO\_O</sub> values.

**Table 33: Input/Output Clock Switching Characteristics (BUFIO)**

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T <sub>BIOCKO_O</sub>	Clock to out delay from I to O.	1.26	1.54	1.54	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO).	680.00	600.00	600.00	MHz

**Table 34: Regional Clock Buffer Switching Characteristics (BUFR)**

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
T <sub>BRCKO_O</sub>	Clock to out delay from I to O.	0.76	0.99	0.99	ns
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set.	0.39	0.52	0.52	ns
T <sub>BRDO_O</sub>	Propagation delay from CLR to O.	0.85	1.09	1.09	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR).	375.00	315.00	315.00	MHz

**Notes:**

1. The maximum input frequency to the BUFR is the BUFIO F<sub>MAX</sub> frequency.

## MMCM Switching Characteristics

Table 37: MMCM Specification

Symbol	Description	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
		1.0V		0.95V	
		-2	-1	-1L	
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency.	800.00	800.00	800.00	MHz
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency.	10.00	10.00	10.00	MHz
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter.	< 20% of clock input period or 1 ns Max			
MMCM_F <sub>INDUTY</sub>	Allowable input duty cycle: 10—49 MHz.	25	25	25	%
	Allowable input duty cycle: 50—199 MHz.	30	30	30	%
	Allowable input duty cycle: 200—399 MHz.	35	35	35	%
	Allowable input duty cycle: 400—499 MHz.	40	40	40	%
	Allowable input duty cycle: > 500 MHz.	45	45	45	%
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase-shift clock frequency.	0.01	0.01	0.01	MHz
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase-shift clock frequency.	500.00	450.00	450.00	MHz
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency.	600.00	600.00	600.00	MHz
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency.	1440.00	1200.00	1200.00	MHz
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical. <sup>(1)</sup>	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical. <sup>(1)</sup>	4.00	4.00	4.00	MHz
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs. <sup>(2)</sup>	0.12	0.12	0.12	ns
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter.	Note 3			
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty-cycle precision. <sup>(4)</sup>	0.20	0.20	0.20	ns
MMCM_T <sub>LOCKMAX</sub>	MMCM maximum lock time.	100.00	100.00	100.00	μs
MMCM_F <sub>OUTMAX</sub>	MMCM maximum output frequency.	800.00	800.00	800.00	MHz
MMCM_F <sub>OUTMIN</sub>	MMCM minimum output frequency. <sup>(5)(6)</sup>	4.69	4.69	4.69	MHz
MMCM_T <sub>EXTFDVAR</sub>	External clock feedback variation.	< 20% of clock input period or 1 ns Max			
MMCM_RST <sub>MINPULSE</sub>	Minimum reset pulse width.	5.00	5.00	5.00	ns
MMCM_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector.	500.00	450.00	450.00	MHz
MMCM_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector.	10.00	10.00	10.00	MHz
MMCM_T <sub>FBDELAY</sub>	Maximum delay in the feedback path.	3 ns Max or one CLKIN cycle			
<b>MMCM Switching Characteristics Setup and Hold</b>					
T <sub>MMCMDCK_PSEN</sub> / T <sub>MMCMCKD_PSEN</sub>	Setup and hold of phase-shift enable.	1.04/0.00	1.04/0.00	1.04/0.00	ns

Table 41: Clock-Capable Clock Input to Output Delay With MMCM<sup>(1)</sup>

Symbol	Description	Device	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
<b>SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with MMCM.</b>						
T <sub>ICKOFMMCMCC</sub>	Clock-capable clock input and OUTFF with MMCM. <sup>(2)</sup>	XC7S6	1.03	1.03	1.03	ns
		XC7S15	1.03	1.03	1.03	ns
		XC7S25	1.00	1.00	1.00	ns
		XC7S50	1.00	1.00	1.00	ns
		XC7S75	1.00	1.00	1.00	ns
		XC7S100	1.00	1.00	1.00	ns
		XA7S6	1.03	1.03	N/A	ns
		XA7S15	1.03	1.03	N/A	ns
		XA7S25	1.00	1.00	N/A	ns
		XA7S50	1.00	1.00	N/A	ns
		XA7S75	1.00	1.00	N/A	ns
		XA7S100	1.00	1.00	N/A	ns

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

## Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 44: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks

Symbol	Description	Device	V <sub>CCINT</sub> Operating Voltage and Speed Grade			Units
			1.0V		0.95V	
			-2	-1	-1L	
<b>Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard.<sup>(1)</sup></b>						
T <sub>PSFD</sub> / T <sub>PHFD</sub>	Full delay (legacy delay or default delay) global clock input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks.	XC7S6	2.76/−0.40	3.17/−0.40	3.17/−0.40	ns
		XC7S15	2.76/−0.40	3.17/−0.40	3.17/−0.40	ns
		XC7S25	2.67/−0.37	3.12/−0.37	3.12/−0.37	ns
		XC7S50	2.66/−0.28	3.11/−0.28	3.11/−0.28	ns
		XC7S75	2.91/−0.33	3.36/−0.33	3.36/−0.33	ns
		XC7S100	2.91/−0.33	3.36/−0.33	3.36/−0.33	ns
		XA7S6	2.76/−0.40	3.17/−0.40	N/A	ns
		XA7S15	2.76/−0.40	3.17/−0.40	N/A	ns
		XA7S25	2.67/−0.37	3.12/−0.37	N/A	ns
		XA7S50	2.66/−0.28	3.11/−0.28	N/A	ns
		XA7S75	2.91/−0.33	3.36/−0.33	N/A	ns
		XA7S100	2.91/−0.33	3.36/−0.33	N/A	ns

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input flip-flop or latch.

Table 50: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
<b>Conversion Rate<sup>(4)</sup></b>						
Conversion time: continuous	$t_{CONV}$	Number of ADCCLK cycles.	26	–	32	Cycles
Conversion time: event	$t_{CONV}$	Number of CLK cycles.	–	–	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency.	8	–	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK.	1	–	26	MHz
DCLK duty cycle			40	–	60	%
<b>XADC Reference<sup>(5)</sup></b>						
External reference	$V_{REFP}$	Externally supplied reference voltage.	1.20	1.25	1.30	V
On-chip reference		Ground $V_{REFP}$ pin to AGND, $-40^{\circ}\text{C} \leq T_j \leq 100^{\circ}\text{C}$	1.2375	1.25	1.2625	V
		Ground $V_{REFP}$ pin to AGND, $-55^{\circ}\text{C} \leq T_j < -40^{\circ}\text{C}; 100^{\circ}\text{C} < T_j \leq 125^{\circ}\text{C}$	1.225	1.25	1.275	V

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for bitstream option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* (UG480) [Ref 9].
- For a detailed description, see the *Timing* chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide* (UG480) [Ref 9].
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted.