

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	C251
Core Size	8/16-Bit
Speed	24MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, Microwire, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIL
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at87251g2d-3csum

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## AT/TSC8x251G2D

## **Block Diagram**







compatibility with the C51 Architecture). When PC increments beyond the end of seqment FE:, it continues at the reset address FF:0000h (linearity). When PC increments beyond the end of segment 01:, it loops to the beginning of segment 00: (this prevents from its going into the reserved area).

Data Memory The TSC80251G2D derivatives implement 1 Kbyte of on-chip data RAM. Figure 5 shows the split of the internal and external data memory spaces. This memory is mapped in the data space just over the 32 bytes of registers area (see TSC80251 Programmers' Guide). Hence, the part of the on-chip RAM located from 20h to FFh is bit addressable. This on-chip RAM is not accessible through the program/code memory space.

> For faster computation with the on-chip ROM/EPROM code of the TSC83251G2D/TSC87251G2D, its upper 16 KB are also mapped in the upper part of the region 00: if the On-Chip Code Memory Map configuration bit is cleared (EMAP# bit in UCONFIG1 byte, see Figure ). However, if EA# is tied to a low level, the TSC80251G2D derivative is running as a ROMless product and the code is actually fetched in the corresponding external memory (i.e. the upper 16 KB of the lower 32 KB of the segment FF:). If EMAP# bit is set, the on-chip ROM is not accessible through the region 00:.

> All the accesses to the portion of the data space with no on-chip memory mapped onto are redirected to the external memory.



Figure 5. Data Memory Mapping

#### Special Function Registers

The Special Function Registers (SFRs) of the TSC80251G2D derivatives fall into the categories detailed in Table 1 to Table 9.

SFRs are placed in a reserved on-chip memory region S: which is not represented in the data memory mapping (Figure 5). The relative addresses within S: of these SFRs are provided together with their reset values in Table . They are upward compatible with the SFRs of the standard 80C51 and the Intel's 80C251Sx family. In this table, the C251 core registers are identified by Note 1 and are described in the TSC80251 Programmer's Guide. The other SFRs are described in the TSC80251G1D Design Guide. All the SFRs are bit-addressable using the C251 instruction set.

#### Table 1. C251 Core SFRs

Mnemonic	Name
ACC <sup>(1)</sup>	Accumulator
B <sup>(1)</sup>	B Register
PSW	Program Status Word
PSW1	Program Status Word 1
SP <sup>(1)</sup>	Stack Pointer - LSB of SPX

Mnemonic	Name
SPH <sup>(1)</sup>	Stack Pointer High - MSB of SPX
DPL <sup>(1)</sup>	Data Pointer Low byte - LSB of DPTR
DPH <sup>(1)</sup>	Data Pointer High byte - MSB of DPTR
DPXL <sup>(1)</sup>	Data Pointer Extended Low byte of DPX - Region number

Note: 1. These SFRs can also be accessed by their corresponding registers in the register file.

#### Table 2. I/O Port SFRs

Mnemonic	Name
P0	Port 0
P1	Port 1

# MnemonicNameP2Port 2P3Port 3

#### Table 3. Timers SFRs

Mnemonic	Name
TL0	Timer/Counter 0 Low Byte
TH0	Timer/Counter 0 High Byte
TL1	Timer/Counter 1 Low Byte
TH1	Timer/Counter 1 High Byte
TL2	Timer/Counter 2 Low Byte
TH2	Timer/Counter 2 High Byte
TCON	Timer/Counter 0 and 1 Control

Mnemonic	Name
TMOD	Timer/Counter 0 and 1 Modes
T2CON	Timer/Counter 2 Control
T2MOD	Timer/Counter 2 Mode
RCAP2L	Timer/Counter 2 Reload/Capture Low Byte
RCAP2H	Timer/Counter 2 Reload/Capture High Byte
WDTRST	WatchDog Timer Reset





#### Table 4. Serial I/O Port SFRs

Mnemonic	Name
SCON	Serial Control
SBUF	Serial Data Buffer
SADEN	Slave Address Mask

#### Table 5. SSLC SFRs

Mnemonic	Name
SSCON	Synchronous Serial control
SSDAT	Synchronous Serial Data
SSCS	Synchronous Serial Control and Status

Mnemonic	Name
SADDR	Slave Address
BRL	Baud Rate Reload
BDRCON	Baud Rate Control

Mnemonic	Name
SSADR	Synchronous Serial Address
SSBR	Synchronous Serial Bit Rate

#### Table 6. Event Waveform Control SFRs

Mnemonic	Name
CCON	EWC-PCA Timer/Counter Control
CMOD	EWC-PCA Timer/Counter Mode
CL	EWC-PCA Timer/Counter Low Register
СН	EWC-PCA Timer/Counter High Register
CCAPM0	EWC-PCA Timer/Counter Mode 0
CCAPM1	EWC-PCA Timer/Counter Mode 1
CCAPM2	EWC-PCA Timer/Counter Mode 2
CCAPM3	EWC-PCA Timer/Counter Mode 3
CCAPM4	EWC-PCA Timer/Counter Mode 4

Mnemonic	Name
CCAP0L	EWC-PCA Compare Capture Module 0 Low Register
CCAP1L	EWC-PCA Compare Capture Module 1 Low Register
CCAP2L	EWC-PCA Compare Capture Module 2 Low Register
CCAP3L	EWC-PCA Compare Capture Module 3 Low Register
CCAP4L	EWC-PCA Compare Capture Module 4 Low Register
CCAP0H	EWC-PCA Compare Capture Module 0 High Register
CCAP1H	EWC-PCA Compare Capture Module 1 High Register
CCAP2H	EWC-PCA Compare Capture Module 2 High Register
ССАРЗН	EWC-PCA Compare Capture Module 3 High Register
CCAP4H	EWC-PCA Compare Capture Module 4 High Register

# AT/TSC8x251G2D

#### Table 7. System Management SFRs

Mnemonic	Name
PCON	Power Control
POWM	Power Management

Mnemonic	Name
CKRL	Clock Reload
WCON	Synchronous Real-Time Wait State Control

### Table 8. Interrupt SFRs

Mnemonic	Name
IE0	Interrupt Enable Control 0
IE1	Interrupt Enable Control 1
IPH0	Interrupt Priority Control High 0

Table 9.	Key	/board	Interface	SFRs
	T\C	ybouru	menace	01103

Mnemonic	Name
P1IE	Port 1 Input Interrupt Enable
P1F	Port 1 Flag

IPH1	Interrupt Priority Control High 1
IPL1	Interrupt Priority Control Low 1

Interrupt Priority Control Low 0

Mnemonic Name

IPL0

Mnemonic	Name
P1LS	Port 1 Level Selection





## **Configuration Byte 1**

#### Table 13. Address Ranges and Usage of RD#, WR# and PSEN# Signals

RD1	RD0	P1.7	P3.7/RD#	PSEN#	WR#	External Memory
0	0	A17	A16	Read signal for all external memory locations	Write signal for all external memory locations	256 KB
0	1	I/O pin	A16	Read signal for all external memory locations	Write signal for all external memory locations	128 KB
1	0	I/O pin	I/O pin	Read signal for all external memory locations	Write signal for all external memory locations	64 KB
1	1	I/O pin	Read signal for regions 00: and 01:	Read signal for regions FE: and FF:	Write signal for all external memory locations	2 × 64 KB <sup>(1)</sup>

Notes: 1. This selection provides compatibility with the standard 80C51 hardware which has separate external memory spaces for data and code.



CompareCM	1P <dest>, <sr< th=""><th>rc&gt;dest opnd - src opnd</th><th></th><th></th><th></th><th></th></sr<></dest>	rc>dest opnd - src opnd				
	- doots		Binary Mode		Source Mode	
Mnemonic	<src><sup>(2)</sup></src>	Comments	Bytes	States	Bytes	States
	Rmd, Rms	Register with register	3	2	2	1
	WRjd, WRjs	Word register with word register	3	3	2	2
	DRkd, DRks	Dword register with dword register	3	5	2	4
	Rm, #data	Register with immediate data	4	3	3	2
WRj, #data16 DRk, #0data16 CMP DRk, #1data16	Word register with immediate 16-bit data	5	4	4	3	
	DRk, #0data16	Dword register with zero-extended 16-bit immediate data	5	6	4	5
	Dword register with one-extended 16-bit immediate data	5	6	4	5	
	Rm, dir8	Direct address (on-chip RAM or SFR) with byte register	4	3 <sup>(1)</sup>	3	2 <sup>(1)</sup>
	WRj, dir8	Direct address (on-chip RAM or SFR) with word register	4	4	3	3
	Rm, dir16	Direct address (64K) with byte register	5	3 <sup>(2)</sup>	4	2 <sup>(2)</sup>
	WRj, dir16	Direct address (64K) with word register	5	4 <sup>(3)</sup>	4	3 <sup>(3)</sup>
	Rm, at WRj	Indirect address (64K) with byte register	4	3 <sup>(2)</sup>	3	2 <sup>(2)</sup>
	Rm, at DRk	Indirect address (16M) with byte register	4	4 <sup>(2)</sup>	3	3 <sup>(2)</sup>

#### Table 22. Summary of Compare Instructions

Notes: 1. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.

- 2. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).
- 3. If this instruction addresses external memory location, add 2(N+2) to the number of states (N: number of wait states).



- Notes: 1. Logical instructions that affect a bit are in Table 27.
  - 2. A shaded cell denotes an instruction in the C51 Architecture.
  - 3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
  - 4. If this instruction addresses an I/O Port (Px, x = 0-3), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.
  - 5. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).
  - 6. If this instruction addresses external memory location, add 2(N+2) to the number of states (N: number of wait states).

Table 23.	Summar	y of Logical	Instructions	(2/2)	)
-----------	--------	--------------	--------------	-------	---

$\begin{array}{l} \mbox{Shift Left LogicalS} \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	LL <dest><de <dest>_n, n = <math>t_{msb}</math> eticSRA <des <dest>_n, n = 1 <math>t_{0}</math> (SRL <dest>&lt; <dest>_n, n = 1 <math>t_{0}</math> <math>dest&gt;_n, n = 1</math> <math>t_{0}</math> <math>A_{7:4}</math></dest></dest></dest></des </dest></de </dest>	$est>_{0} \leftarrow 0$ 0msb-1 at> <dest><sub>msb</sub> <math>\leftarrow</math> <dest><sub>msb</sub> msb1 edest&gt;<sub>msb</sub> <math>\leftarrow 0</math> msb1</dest></dest>				
	Binary Mo				ode Source	
Mnemonic	<src><sup>(1)</sup></src>	Comments	Bytes	States	Bytes	States
SLL	Rm	Shift byte register left through the MSB	3	2	2	1
	WRj	Shift word register left through the MSB	3	2	2	1
CDA	Rm	Shift byte register right	3	2	2	1
WRj		Shift word register right	3	2	2	1
S DI	Rm	Shift byte register left	3	2	2	1
JKL	WRj	Shift word register left	3	2	2	1
SWAP	А	Swap nibbles within ACC	1	2	1	2

Note: 1. A shaded cell denotes an instruction in the C51 Architecture.

5

5

11

10

10

20

1

Table 24.	Summary of	Multiply,	Divide and	Decimal-adju	st Instructions
-----------	------------	-----------	------------	--------------	-----------------

MultiplyMUL AB(B:A)  $\leftarrow$  (A)×(B) MUL <dest>, <src>extended dest opnd  $\leftarrow$  dest opnd  $\times$  src opnd DivideDIV AB(A)  $\leftarrow$  Quotient ((A)/(B)) (B)  $\leftarrow$  Remainder ((A)/(B)) DivideDIV <dest>, <src>ext. dest opnd high ← Quotient (dest opnd / src opnd) ext. dest opnd low ← Remainder (dest opnd / src opnd) Decimal-adjust ACCDA AIF [[(A)<sub>3:0</sub> > 9]  $\vee$  [(AC) = 1]] for Addition (BCD) THEN  $(A)_{3:0} \leftarrow (A)_{3:0} + 6$  laffects CY;  $\mathsf{IF} [[(A)_{7:4} > 9] \lor [(CY) = 1]]$ THEN  $(A)_{7:4} \leftarrow (A)_{7:4} + 6$ **Binary Mode** Source Mode <dest>, <src>(1) Bytes Mnemonic Comments Bytes States States AB Multiply A and B 1 5 1 MUL Rmd, Rms Multiply byte register and byte register 3 6 2 WRjd, WRjs Multiply word register and word register 3 12 2 AB 1 10 1 Divide A and B DIV Rmd, Rms Divide byte register and byte register 3 11 2 WRjd, WRjs 3 21 2 Divide word register and word register DA А Decimal adjust ACC 1 1 1

1. A shaded cell denotes an instruction in the C51 Architecture. Note:



MOV	WRj, at WRj +dis24	Indirect with 16-bit displacement (16M) to word register	6M) to word register 5		4	7 <sup>(5)</sup>
MOV	at WRj +dis16, Rm	Byte register to indirect with 16-bit displacement (64K)	5	6 <sup>(4)</sup>	4	5 <sup>(4)</sup>
MOV	at WRj +dis16, WRj	Word register to indirect with 16-bit displacement (64K)	5	7 <sup>(5)</sup>	4	6 <sup>(5)</sup>
MOV	at DRk +dis24, Rm	Byte register to indirect with 16-bit displacement (16M)	5	7 <sup>(4)</sup>	4	6 <sup>(4)</sup>
MOV	at DRk +dis24, WRj	Word register to indirect with 16-bit displacement (16M)	5	8 <sup>(5)</sup>	4	7 <sup>(5)</sup>

Notes: 1. Instructions that move bits are in Table 27.

2. Move instructions unique to the C251 Architecture.

3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.

4. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).

5. If this instruction addresses external memory location, add 2(N+1) to the number of states (N: number of wait states).

6. If this instruction addresses external memory location, add 4(N+2) to the number of states (N: number of wait states).



Table 30.	Summary	of Conditional Jump Instru	ctions (2/2)
-----------	---------	----------------------------	--------------

Jump if bitJB <src>, rel(PC) <math>\leftarrow</math> (PC) + size (instr); IF [src opnd = 1] THEN (PC) <math>\leftarrow</math> (PC) + rel</src>
Jump if not bitJNB <src>, rel(PC) <math>\leftarrow</math> (PC) + size (instr); IF [src opnd = 0] THEN (PC) <math>\leftarrow</math> (PC) + rel</src>
Jump if bit and clearJBC <dest>, rel(PC) <math>\leftarrow</math> (PC) + size (instr); IF [dest opnd = 1] THEN dest opnd <math>\leftarrow</math> 0 (PC) <math>\leftarrow</math> (PC) + rel</dest>
Jump if accumulator is zeroJZ rel(PC) $\leftarrow$ (PC) + size (instr); IF [(A) = 0] THEN (PC) $\leftarrow$ (PC) + rel
Jump if accumulator is not zeroJNZ rel(PC) $\leftarrow$ (PC) + size (instr)

IF [(A)  $\neq$  0] THEN (PC)  $\leftarrow$  (PC) + rel

Compare and jump if not equalCJNE <src1>, <src2>, rel(PC)  $\leftarrow$  (PC) + size (instr);

IF [src opnd1 < src opnd2] THEN (CY)  $\leftarrow$  1

IF [src opnd1  $\geq$  src opnd2] THEN (CY)  $\leftarrow$  0 IF [src opnd1  $\neq$  src opnd2] THEN (PC)  $\leftarrow$  (PC) + rel

Decrement and jump if not zeroDJNZ <dest>, rel(PC)  $\leftarrow$  (PC) + size (instr); dest opnd  $\leftarrow$  dest opnd -1; IF  $[\phi(Z)]$  THEN (PC)  $\leftarrow$  (PC) + rel

			Binary	Mode <sup>(2)</sup>	Source Mode <sup>(2)</sup>	
Mnemonic	<dest>, <src><sup>(1)</sup></src></dest>	Comments	Bytes	States	Bytes	States
	bit51, rel	Jump if direct bit is set	3	2/5 <sup>(3)(6)</sup>	3	2/5 <sup>(3)(6)</sup>
JB	bit, rel	Jump if direct bit of 8-bit address location is set	5	4/7 <sup>(3)(6)</sup>	4	3/6 <sup>(3)(6)</sup>
	bit51, rel	Jump if direct bit is not set	3	2/5 <sup>(3)(6)</sup>	3	2/5 <sup>(3)(6)</sup>
JNB	bit, rel	Jump if direct bit of 8-bit address location is not set	5	4/7 <sup>(3)(6)</sup>	4	3/6 <sup>(3)</sup>
	bit51, rel	Jump if direct bit is set & clear bit	3	4/7 <sup>(5)(6)</sup>	3	4/7 <sup>(5)(6)</sup>
JBC	bit, rel	Jump if direct bit of 8-bit address location is set and clear	5	7/10 <sup>(5)(</sup> 6)	4	6/9 <sup>(5)(6)</sup>
JZ	rel	Jump if ACC is zero	2	2/5 <sup>(6)</sup>	2	2/5 <sup>(6)</sup>
JNZ	rel	Jump if ACC is not zero	2	2/5 <sup>(6)</sup>	2	2/5 <sup>(6)</sup>
	A, dir8, rel	Compare direct address to ACC and jump if not equal	3	2/5 <sup>(3)(6)</sup>	3	2/5 <sup>(3)(6)</sup>
	A, #data, rel	Compare immediate to ACC and jump if not equal	3	2/5 <sup>(6)</sup>	3	2/5 <sup>(6)</sup>
CJNE	Rn, #data, rel	Compare immediate to register and jump if not equal	3	2/5 <sup>(6)</sup>	4	3/6 <sup>(6)</sup>
	at Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	3/6 <sup>(6)</sup>	4	4/7 <sup>(6)</sup>
	Rn, rel	Decrement register and jump if not zero	2	2/5 <sup>(6)</sup>	3	3/6 <sup>(6)</sup>
DUNZ	dir8, rel	Decrement direct address and jump if not zero	3	3/6 <sup>(4)(6)</sup>	3	3/6 <sup>(4)(6)</sup>

1. A shaded cell denotes an instruction in the C51 Architecture. Notes:

2. States are given as jump not-taken/taken.

- 3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
- 4. If this instruction addresses an I/O Port (Px, x = 0-3), add 2 to the number of states.



		12	MHz	16	MHz	
Symbol	Parameter	Min	Max	Min	Max	Unit
T <sub>OSC</sub>	1/F <sub>OSC</sub>	83		62		ns
T <sub>LHLL</sub>	ALE Pulse Width	72		52		ns <sup>(2)</sup>
T <sub>AVLL</sub>	Address Valid to ALE Low	71		51		ns <sup>(2)</sup>
T <sub>LLAX</sub>	Address hold after ALE Low	14		6		ns
T <sub>RLRH</sub> <sup>(1)</sup>	RD#/PSEN# Pulse Width	163		121		ns <sup>(3)</sup>
T <sub>WLWH</sub>	WR# Pulse Width	165		124		ns <sup>(3)</sup>
T <sub>LLRL</sub> <sup>(1)</sup>	ALE Low to RD#/PSEN# Low	17		11		ns
T <sub>LHAX</sub>	ALE High to Address Hold	90		57		ns <sup>(2)</sup>
T <sub>RLDV</sub> <sup>(1)</sup>	RD#/PSEN# Low to Valid Data		133		92	ns <sup>(3)</sup>
T <sub>RHDX</sub> <sup>(1)</sup>	Data Hold After RD#/PSEN# High	0		0		ns
T <sub>RHAX</sub> <sup>(1)</sup>	Address Hold After RD#/PSEN# High	0		0		ns
T <sub>RLAZ</sub> <sup>(1)</sup>	RD#/PSEN# Low to Address Float		0		0	ns
T <sub>RHDZ1</sub>	Instruction Float After RD#/PSEN# High		59		48	ns
T <sub>RHDZ2</sub>	Data Float After RD#/PSEN# High		225		175	ns
T <sub>RHLH1</sub>	RD#/PSEN# high to ALE High (Instruction)	60		47		ns
T <sub>RHLH2</sub>	RD#/PSEN# high to ALE High (Data)	226		172		ns
T <sub>WHLH</sub>	WR# High to ALE High	226		172		ns
T <sub>AVDV1</sub>	Address (P0) Valid to Valid Data In		289		160	ns <sup>(2)(3)</sup>
T <sub>AVDV2</sub>	Address (P2) Valid to Valid Data In		296		211	ns <sup>(2)(3)</sup>
T <sub>AVDV3</sub>	Address (P0) Valid to Valid Instruction In		144		98	ns <sup>(3)</sup>
T <sub>AXDX</sub>	Data Hold after Address Hold	0		0		ns
T <sub>AVRL</sub> <sup>(1)</sup>	Address Valid to RD# Low	111		64		ns <sup>(2)</sup>
T <sub>AVWL1</sub>	Address (P0) Valid to WR# Low	111		64		ns <sup>(2)</sup>
T <sub>AVWL2</sub>	Address (P2) Valid to WR# Low	158		116		ns <sup>(2)</sup>
T <sub>WHQX</sub>	Data Hold after WR# High	82		66		ns
T <sub>QVWH</sub>	Data Valid to WR# High	135		103		ns <sup>(3)</sup>
T <sub>WHAX</sub>	WR# High to Address Hold	168		125		ns

Table 40. Bus Cycles AC Timings;  $V_{DD}$  = 2.7 to 5.5 V,  $T_A$  = -40 to 85°C

Notes: 1. Specification for PSEN# are identical to those for RD#.

2. If a wait state is added by extending ALE, add  $2 \cdot T_{OSC}$ . 3. If wait states are added by extending RD#/PSEN#/WR#, add  $2N \cdot T_{OSC}$  (N = 1..3).





Waveforms in Non-Page Mode Figure 8. External Bus Cycle: Code Fetch (Non-Page Mode)



Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.





Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.



#### AC Characteristics - Real-Time Asynchronous Wait State

#### **Definition of Symbols**

**Table 43.** Real-Time Asynchronous Wait Timing Symbol Definitions

Signals				
S	PSEN#/RD#/WR#			
Y AWAIT#				

Conditions				
L	Low			
V	Valid			
X No Longer Valid				

#### Timings

**Table 44.** Real-Time Asynchronous Wait AC Timings;  $V_{DD}$  = 2.7 to 5.5 V,  $T_A$  = -40 to 85°C

Symbol	Parameter	Min	Max	Unit
T <sub>SLYV</sub>	PSEN#/RD#/WR# Low to Wait Set-up		T <sub>OSC</sub> - 10	ns
T <sub>SLYX</sub>	Wait Hold after PSEN#/RD#/WR# Low	(2N-1)·T <sub>OSC</sub> + 10		ns <sup>(1)</sup>

Note: 1. N is the number of wait states added (N $\geq$  1).

Waveforms

#### Figure 16. Real-time Asynchronous Wait State Timings



#### AC Characteristics - Serial Port in Shift Register Mode

**Definition of Symbols** 

#### Table 45. Serial Port Timing Symbol Definitions

Signals							
D	Data In						
Q	Data Out						
Х	Clock						

Conditions						
Н	High					
L Low						
V	Valid					
Х	No Longer Valid					

## **DC** Characteristics

## High Speed Versions - Commercial, Industrial, and Automotive

Table 55.	DC Characteristics;	$V_{DD} = 4.5$	5 to 5.5 V, <sup>*</sup>	T <sub>A</sub> = -40 to +85°C
-----------	---------------------	----------------	--------------------------	-------------------------------

Symbol	Parameter	Min	Typical <sup>(4)</sup>	Мах	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage (except EA#, SCL, SDA)	-0.5		0.2·V <sub>DD</sub> - 0.1	V	
V <sub>IL1</sub> <sup>(5)</sup>	Input Low Voltage (SCL, SDA)	-0.5		0.3·V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (EA#)	0		0.2·V <sub>DD</sub> - 0.3	V	
V <sub>IH</sub>	Input high Voltage (except XTAL1, RST, SCL, SDA)	0.2·V <sub>DD</sub> + 0.9		V <sub>DD</sub> + 0.5	V	
V <sub>IH1</sub> <sup>(5)</sup>	Input high Voltage (XTAL1, RST, SCL, SDA)	0.7·V <sub>DD</sub>		V <sub>DD</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage (Ports 1, 2, 3)			0.3 0.45 1.0	V	$\begin{split} I_{OL} &= 100 \; \mu A^{(1)(2)} \\ I_{OL} &= 1.6 \; m A^{(1)(2)} \\ I_{OL} &= 3.5 \; m A^{(1)(2)} \end{split}$
V <sub>OL1</sub>	Output Low Voltage (Ports 0, ALE, PSEN#, Port 2 in Page Mode during External Address)			0.3 0.45 1.0	V	$I_{OL} = 200 \ \mu A^{(1)(2)}$ $I_{OL} = 3.2 \ m A^{(1)(2)}$ $I_{OL} = 7.0 \ m A^{(1)(2)}$
V <sub>OH</sub>	Output high Voltage (Ports 1, 2, 3, ALE, PSEN#)	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.7 V <sub>DD</sub> - 1.5			V	$\begin{split} I_{OH} &= -10 \; \mu A^{(3)} \\ I_{OH} &= -30 \; \mu A^{(3)} \\ I_{OH} &= -60 \; \mu A^{(3)} \end{split}$
V <sub>OH1</sub>	Output high Voltage (Port 0, Port 2 in Page Mode during External Address)	V <sub>DD</sub> - 0.3 V <sub>DD</sub> - 0.7 V <sub>DD</sub> - 1.5			V	I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7.0 mA
V <sub>RET</sub>	V <sub>DD</sub> data retention limit			1.8	V	
I <sub>ILO</sub>	Logical 0 Input Current (Ports 1, 2, 3)			- 50	μΑ	V <sub>IN</sub> = 0.45 V
I <sub>IL1</sub>	Logical 1 Input Current (NMI)			+ 50	μΑ	V <sub>IN</sub> = V <sub>DD</sub>
ILI	Input Leakage Current (Port 0)			± 10	μA	0.45 V < V <sub>IN</sub> < V <sub>DD</sub>
I <sub>TL</sub>	Logical 1-to-0 Transition Current (Ports 1, 2, 3 - AWAIT#)			- 650	μA	V <sub>IN</sub> = 2.0 V
R <sub>RST</sub>	RST Pull-Down Resistor	40	110	225	kΩ	
C <sub>IO</sub>	Pin Capacitance		10		pF	T <sub>A</sub> = 25°C
I <sub>DD</sub>	Operating Current		20 25 35	25 30 40	mA	$F_{OSC}$ = 12 MHz $F_{OSC}$ = 16 MHz $F_{OSC}$ = 24 MHz
I <sub>DL</sub>	Idle Mode Current		5 6.5 9.5	8 10 14	mA	$F_{OSC}$ = 12 MHz $F_{OSC}$ = 16 MHz $F_{OSC}$ = 24 MHz
I <sub>PD</sub>	Power-Down Current		2	20	μA	$V_{RET} < V_{DD} < 5.5 V$
V <sub>PP</sub>	Programming supply voltage	12.5		13	V	$T_A = 0$ to +40°C
I <sub>PP</sub>	Programming supply current			75	mA	$T_A = 0$ to +40°C





Notes: 1. Under steady-state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:

Maximum IOL per port pin: 10 mA

Maximum IOL per 8-bit port:Port 0 26 mA

Ports 1-3 15 mA

Maximum Total IOL for all: Output Pins 71 mA

If IOL exceeds the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 2. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and Ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
- Capacitive loading on Ports 0 and 2 causes the V<sub>OH</sub> on ALE and PSEN# to drop below the specification when the address lines are stabilizing.
- 4. Typical values are obtained using  $V_{DD}$  = 5 V and  $T_A$  = 25°C. They are not tested and there is not guarantee on these values.
- The input threshold voltage of SCL and SDA meets the TWI specification, so an input voltage below 0.3 V<sub>DD</sub> will be recognized as a logic 0 while an input voltage above 0.7 V<sub>DD</sub> will be recognized as a logic 1.



Note: 1. The clock prescaler is not used:  $F_{OSC} = F_{XTAL}$ .



Maximum Total IOL for all:Output Pins71 mA

If IOL exceeds the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 2. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses above 0.4 V on the low-level outputs of ALE and Ports 1, 2, and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from high to low. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8 V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger or CMOS-level input logic.
- Capacitive loading on Ports 0 and 2 causes the V<sub>OH</sub> on ALE and PSEN# to drop below the specification when the address lines are stabilizing.
- 4. Typical values are obtained using  $V_{DD}$  = 3 V and  $T_A$  = 25°C. They are not tested and there is not guarantee on these values.
- The input threshold voltage of SCL and SDA meets the TWI specification, so an input voltage below 0.3 V<sub>DD</sub> will be recognized as a logic 0 while an input voltage above 0.7 V<sub>DD</sub> will be recognized as a logic 1.





Note: 1.The clock prescaler is not used:  $F_{OSC} = F_{XTAL}$ .

## $I_{DD}$ , $I_{DL}$ and $I_{PD}$ Test Conditions







## Packages

List of Packages

- PDIL 40
- CDIL 40 with window
- PLCC 44
- CQPJ 44 with window
- VQFP 44 (10x10)

## PDIL 40 - Mechanical Outline

Figure 33. Plastic Dual In Line



#### Table 57. PDIL Package Size

	MM		Inch	
	Min	Мах	Min	Мах
A	-	5.08	-	.200
A1	0.38	-	.015	-
A2	3.18	4.95	.125	.195
В	0.36	0.56	.014	.022
B1	0.76	1.78	.030	.070
С	0.20	0.38	.008	.015
D	50.29	53.21	1.980	2.095
E	15.24	15.87	.600	.625
E1	12.32	14.73	.485	.580
е	2.54 B.S.C.		.100 B.S.C.	
eA	15.24 B.S.C.		.600 B.S.C.	
eB	-	17.78	-	.700
L	2.93	3.81	.115	.150
D1	0.13	-	.005	-

# AT/TSC8x251G2D

CDIL 40 with Window -Mechanical Outline

Figure 34. Ceramic Dual In Line



Table 58. CDIL Package Size

	ММ		Inch	
	Min	Мах	Min	Max
A	-	5.71	-	.225
b	0.36	0.58	.014	.023
b2	1.14	1.65	.045	.065
с	0.20	0.38	.008	.015
D	-	53.47	-	2.105
E	13.06	15.37	.514	.605
е	2.54 B.S.C.		.100 B.S.C.	
eA	15.24 B.S.C.		.600 B.S.C.	
L	3.18	5.08	.125	.200
Q	0.38	1.40	.015	.055
S1	0.13	-	.005	-
а	0 - 15		0 - 15	
N	40			





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

*Memory* 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

*Microcontrollers* 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotnerts in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and Everywhere You Are<sup>®</sup> are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

