



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	C251
Core Size	8/16-Bit
Speed	24MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, Microwire, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/at87251g2d-slsun">https://www.e-xfl.com/product-detail/microchip-technology/at87251g2d-slsun</a>



**Table 2. Product Name Signal Description (Continued)**

Signal Name	Type	Description	Alternate Function
NMI	I	<b>Non Maskable Interrupt</b> Holding this pin high for 24 oscillator periods triggers an interrupt. When using the Product Name as a pin-for-pin replacement for a 8xC51 product, NMI can be unconnected without loss of compatibility or power consumption increase (on-chip pull-down). Not available on DIP package.	—
P0.0:7	I/O	<b>Port 0</b> P0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. To avoid any parasitic current consumption, Floating P0 inputs must be polarized to $V_{DD}$ or $V_{SS}$ .	AD7:0
P1.0:7	I/O	<b>Port 1</b> P1 is an 8-bit bidirectional I/O port with internal pull-ups. P1 provides interrupt capability for a keyboard interface.	—
P2.0:7	I/O	<b>Port 2</b> P2 is an 8-bit bidirectional I/O port with internal pull-ups.	A15:8
P3.0:7	I/O	<b>Port 3</b> P3 is an 8-bit bidirectional I/O port with internal pull-ups.	—
PROG#	I	<b>Programming Pulse input</b> The programming pulse is applied to this input for programming the on-chip EPROM/OTPROM.	—
PSEN#	O	<b>Program Store Enable/Read signal output</b> PSEN# is asserted for a memory address range that depends on bits RD0 and RD1 in UCONFIG0 byte (see ).	—
RD#	O	<b>Read or 17<sup>th</sup> Address Bit (A16)</b> Read signal output to external data memory depending on the values of bits RD0 and RD1 in UCONFIG0 byte (see Table 13, Page 20).	P3.7
RST	I	<b>Reset input to the chip</b> Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The Port pins are driven to their reset conditions when a voltage greater than $V_{IH1}$ is applied, whether or not the oscillator is running. This pin has an internal pull-down resistor which allows the device to be reset by connecting a capacitor between this pin and VDD. Asserting RST when the chip is in Idle mode or Power-Down mode returns the chip to normal operation.	—
RXD	I/O	<b>Receive Serial Data</b> RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3.	P3.0
SCL	I/O	<b>TWI Serial Clock</b> When TWI controller is in master mode, SCL outputs the serial clock to slave peripherals. When TWI controller is in slave mode, SCL receives clock from the master controller.	P1.6
SCK	I/O	<b>SPI Serial Clock</b> When SPI is in master mode, SCK outputs clock to the slave peripheral. When SPI is in slave mode, SCK receives clock from the master controller.	P1.6
SDA	I/O	<b>TWI Serial Data</b> SDA is the bidirectional TWI data line.	P1.7
SS#	I	<b>SPI Slave Select Input</b> When in Slave mode, SS# enables the slave mode.	P1.4

**Table 2. Product Name Signal Description (Continued)**

Signal Name	Type	Description	Alternate Function
T1:0	I/O	<b>Timer 1:0 External Clock Inputs</b> When timer 1:0 operates as a counter, a falling edge on the T1:0 pin increments the count.	—
T2	I/O	<b>Timer 2 Clock Input/Output</b> For the timer 2 capture mode, T2 is the external clock input. For the Timer 2 clock-out mode, T2 is the clock output.	P1.0
T2EX	I	<b>Timer 2 External Input</b> In timer 2 capture mode, a falling edge initiates a capture of the timer 2 registers. In auto-reload mode, a falling edge causes the timer 2 register to be reloaded. In the up-down counter mode, this signal determines the count direction: 1 = up, 0 = down.	P1.1
TXD	O	<b>Transmit Serial Data</b> TXD outputs the shift clock in serial I/O mode 0 and transmits data in serial I/O modes 1, 2 and 3.	P3.1
VDD	PWR	<b>Digital Supply Voltage</b> Connect this pin to +5V or +3V supply voltage.	—
VPP	I	<b>Programming Supply Voltage</b> The programming supply voltage is applied to this input for programming the on-chip EPROM/OTPROM.	—
VSS	GND	<b>Circuit Ground</b> Connect this pin to ground.	—
VSS1	GND	<b>Secondary Ground 1</b> This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the TSC80251G2D as a pin-for-pin replacement for a 8xC51 product, VSS1 can be unconnected without loss of compatibility. Not available on DIP package.	—
VSS2	GND	<b>Secondary Ground 2</b> This ground is provided to reduce ground bounce and improve power supply bypassing. Connection of this pin to ground is recommended. However, when using the TSC80251G2D as a pin-for-pin replacement for a 8xC51 product, VSS2 can be unconnected without loss of compatibility. Not available on DIP package.	—
WAIT#	I	<b>Real-time Synchronous Wait States Input</b> The real-time WAIT# input is enabled by setting RTWE bit in WCON (S:A7h). During bus cycles, the external memory system can signal 'system ready' to the microcontroller in real time by controlling the WAIT# input signal.	P1.6
WCLK	O	<b>Wait Clock Output</b> The real-time WCLK output is enabled by setting RTWCE bit in WCON (S:A7h). When enabled, the WCLK output produces a square wave signal with a period of one half the oscillator frequency.	P1.7
WR#	O	<b>Write</b> Write signal output to external memory.	P3.6
XTAL1	I	<b>Input to the on-chip inverting oscillator amplifier</b> To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, its output is connected to this pin. XTAL1 is the clock source for internal timing.	—

**Table 2.** Product Name Signal Description (Continued)

Signal Name	Type	Description	Alternate Function
XTAL2	O	<b>Output of the on-chip inverting oscillator amplifier</b> To use the internal oscillator, a crystal/resonator circuit is connected to this pin. If an external oscillator is used, leave XTAL2 unconnected.	—

Note: The description of A15:8/P2.7:0 and AD7:0/P0.7:0 are for the Non-Page mode chip configuration. If the chip is configured in Page mode operation, port 0 carries the lower address bits (A7:0) while port 2 carries the upper address bits (A15:8) and the data (D7:0).

## Configuration Bytes

The TSC80251G2D derivatives provide user design flexibility by configuring certain operating features at device reset. These features fall into the following categories:

- external memory interface (Page mode, address bits, programmed wait states and the address range for RD#, WR#, and PSEN#)
- source mode/binary mode opcodes
- selection of bytes stored on the stack by an interrupt
- mapping of the upper portion of on-chip code memory to region 00:

Two user configuration bytes UCONFIG0 (see Table 11) and UCONFIG1 (see Table 12) provide the information.

When EA# is tied to a low level, the configuration bytes are fetched from the external address space. The TSC80251G2D derivatives reserve the top eight bytes of the memory address space (FF:FFF8h-FF:FFFFh) for an external 8-byte configuration array. Only two bytes are actually used: UCONFIG0 at FF:FFF8h and UCONFIG1 at FF:FFF9h.

For the mask ROM devices, configuration information is stored in on-chip memory (see ROM Verifying). When EA# is tied to a high level, the configuration information is retrieved from the on-chip memory instead of the external address space and there is no restriction in the usage of the external memory.

**Table 11.** Configuration Byte 0  
UCONFIG0

7	6	5	4	3	2	1	0
-	WSA1#	WSA0#	XALE#	RD1	RD0	PAGE#	SRC
Bit Number	Bit Mnemonic	Description					
7	-	<b>Reserved</b> Set this bit when writing to UCONFIG0.					
6	WSA1#	<b>Wait State A bits</b> Select the number of wait states for RD#, WR# and PSEN# signals for external memory accesses (all regions except 01:).					
5	WSA0#	<u>WSA1#</u> <u>WSA0#</u> <u>Number of Wait States</u>					
		0            0            3					
		0            1            2					
		1            0            1					
		1            1            0					
4	XALE#	<b>Extend ALE bit</b> Clear to extend the duration of the ALE pulse from T <sub>OSC</sub> to 3·T <sub>OSC</sub> . Set to minimize the duration of the ALE pulse to 1·T <sub>OSC</sub> .					
3	RD1	<b>Memory Signal Select bits</b> Specify a 18-bit, 17-bit or 16-bit external address bus and the usage of RD#, WR# and PSEN# signals (see Table 13).					
2	RD0						
1	PAGE#	<b>Page Mode Select bit<sup>(1)</sup></b> Clear to select the faster Page mode with A15:8/D7:0 on Port 2 and A7:0 on Port 0. Set to select the non-Page mode <sup>(2)</sup> with A15:8 on Port 2 and A7:0/D7:0 on Port 0.					
0	SRC	<b>Source Mode/Binary Mode Select bit</b> Clear to select the binary mode. Set to select the source mode.					

- Notes:
1. UCONFIG0 is fetched twice so it can be properly read both in Page or Non-Page modes. If P2.1 is cleared during the first data fetch, a Page mode configuration is used, otherwise the subsequent fetches are performed in Non-Page mode.
  2. This selection provides compatibility with the standard 80C51 hardware which is multiplexing the address LSB and the data on Port 0.

## Configuration Byte 1

**Table 13.** Address Ranges and Usage of RD#, WR# and PSEN# Signals

RD1	RD0	P1.7	P3.7/RD#	PSEN#	WR#	External Memory
0	0	A17	A16	Read signal for all external memory locations	Write signal for all external memory locations	256 KB
0	1	I/O pin	A16	Read signal for all external memory locations	Write signal for all external memory locations	128 KB
1	0	I/O pin	I/O pin	Read signal for all external memory locations	Write signal for all external memory locations	64 KB
1	1	I/O pin	Read signal for regions 00: and 01:	Read signal for regions FE: and FF:	Write signal for all external memory locations	2 × 64 KB <sup>(1)</sup>

Notes: 1. This selection provides compatibility with the standard 80C51 hardware which has separate external memory spaces for data and code.



## Size and Execution Time for Instruction Families

**Table 20.** Summary of Add and Subtract Instructions

AddADD <dest>, <src>dest opnd ← dest opnd + src opnd SubtractSUB <dest>, <src>dest opnd ← dest opnd - src opnd Add with CarryADDC <dest>, <src>(A) ← (A) + src opnd + (CY) Subtract with BorrowSUBB <dest>, <src>(A) ← (A) - src opnd - (CY)						
Mnemonic	<dest>, <src> <sup>(1)</sup>	Comments	Binary Mode		Source Mode	
			Bytes	States	Bytes	States
ADD	A, Rn	Register to ACC	1	1	2	2
	A, dir8	Direct address to ACC	2	1 <sup>(2)</sup>	2	1 <sup>(2)</sup>
	A, at Ri	Indirect address to ACC	1	2	2	3
	A, #data	Immediate data to ACC	2	1	2	1
ADD/SUB	Rmd, Rms	Byte register to/from byte register	3	2	2	1
	WRjd, WRjs	Word register to/from word register	3	3	2	2
	DRkd, DRks	Dword register to/from dword register	3	5	2	4
	Rm, #data	Immediate 8-bit data to/from byte register	4	3	3	2
	WRj, #data16	Immediate 16-bit data to/from word register	5	4	4	3
	DRk, #0data16	16-bit unsigned immediate data to/from dword register	5	6	4	5
	Rm, dir8	Direct address (on-chip RAM or SFR) to/from byte register	4	3 <sup>(2)</sup>	3	2 <sup>(2)</sup>
	WRj, dir8	Direct address (on-chip RAM or SFR) to/from word register	4	4	3	3
	Rm, dir16	Direct address (64K) to/from byte register	5	3 <sup>(3)</sup>	4	2 <sup>(3)</sup>
	WRj, dir16	Direct address (64K) to/from word register	5	4 <sup>(4)</sup>	4	3 <sup>(4)</sup>
	Rm, at WRj	Indirect address (64K) to/from byte register	4	3 <sup>(3)</sup>	3	2 <sup>(3)</sup>
	Rm, at DRk	Indirect address (16M) to/from byte register	4	4 <sup>(3)</sup>	3	3 <sup>(3)</sup>
ADDC/SUBB	A, Rn	Register to/from ACC with carry	1	1	2	2
	A, dir8	Direct address (on-chip RAM or SFR) to/from ACC with carry	2	1 <sup>(2)</sup>	2	1 <sup>(2)</sup>
	A, at Ri	Indirect address to/from ACC with carry	1	2	2	3
	A, #data	Immediate data to/from ACC with carry	2	1	2	1

- Notes:
1. A shaded cell denotes an instruction in the C51 Architecture.
  2. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
  3. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).

- Notes:
1. Logical instructions that affect a bit are in Table 27.
  2. A shaded cell denotes an instruction in the C51 Architecture.
  3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
  4. If this instruction addresses an I/O Port (Px, x = 0-3), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.
  5. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).
  6. If this instruction addresses external memory location, add 2(N+2) to the number of states (N: number of wait states).

**Table 23. Summary of Logical Instructions (2/2)**

Shift Left LogicalSLL <dest><dest> <sub>0</sub> ← 0 <dest> <sub>n+1</sub> ← <dest> <sub>n</sub> , n = 0..msb-1 (CY) ← <dest> <sub>msb</sub> Shift Right ArithmeticSRA <dest><dest> <sub>msb</sub> ← <dest> <sub>msb</sub> <dest> <sub>n-1</sub> ← <dest> <sub>n</sub> , n = msb..1 (CY) ← <dest> <sub>0</sub> Shift Right LogicalSRL <dest><dest> <sub>msb</sub> ← 0 <dest> <sub>n-1</sub> ← <dest> <sub>n</sub> , n = msb..1 (CY) ← <dest> <sub>0</sub> SwapSWAP AA <sub>3:0</sub> A <sub>7:4</sub>						
Mnemonic	<dest>, <src> <sup>(1)</sup>	Comments	Binary Mode		Source Mode	
			Bytes	States	Bytes	States
SLL	Rm	Shift byte register left through the MSB	3	2	2	1
	WRj	Shift word register left through the MSB	3	2	2	1
SRA	Rm	Shift byte register right	3	2	2	1
	WRj	Shift word register right	3	2	2	1
SRL	Rm	Shift byte register left	3	2	2	1
	WRj	Shift word register left	3	2	2	1
SWAP	A	Swap nibbles within ACC	1	2	1	2

Note: 1. A shaded cell denotes an instruction in the C51 Architecture.

**Table 28.** Summary of Exchange, Push and Pop Instructions

Exchange bytesXCH A, <src>(A) ↔ src opnd Exchange DigitXCHD A, <src>(A) <sub>3:0</sub> ↔ src opnd <sub>3:0</sub> PushPUSH <src>(SP) ← (SP) + 1; ((SP)) ← src opnd; (SP) ← (SP) + size (src opnd) - 1 PopPOP <dest>(SP) ← (SP) - size (dest opnd) + 1; dest opnd ← ((SP)); (SP) ← (SP) - 1						
Mnemonic	<dest>, <src> <sup>(1)</sup>	Comments	Binary Mode		Source Mode	
			Bytes	States	Bytes	States
XCH	A, Rn	ACC and register	1	3	2	4
	A, dir8	ACC and direct address (on-chip RAM or SFR)	2	3 <sup>(3)</sup>	2	3 <sup>(3)</sup>
	A, at Ri	ACC and indirect address	1	4	2	5
XCHD	A, at Ri	ACC low nibble and indirect address (256 bytes)	1	4	2	5
PUSH	dir8	Push direct address onto stack	2	2 <sup>(2)</sup>	2	2 <sup>(2)</sup>
	#data	Push immediate data onto stack	4	4	3	3
	#data16	Push 16-bit immediate data onto stack	5	5	4	5
	Rm	Push byte register onto stack	3	4	2	3
	WRj	Push word register onto stack	3	5	2	4
	DRk	Push double word register onto stack	3	9	2	8
POP	dir8	Pop direct address (on-chip RAM or SFR) from stack	2	3 <sup>(2)</sup>	2	3 <sup>(2)</sup>
	Rm	Pop byte register from stack	3	3	2	2
	WRj	Pop word register from stack	3	5	2	4
	DRk	Pop double word register from stack	3	9	2	8

- Notes:
1. A shaded cell denotes an instruction in the C51 Architecture.
  2. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
  3. If this instruction addresses an I/O Port (Px, x = 0-3), add 2 to the number of states. Add 3 if it addresses a Peripheral SFR.

**Table 29.** Summary of Conditional Jump Instructions (1/2)

Jump conditional on statusJcc rel(PC) ← (PC) + size (instr); IF [cc] THEN (PC) ← (PC) + rel						
Mnemonic	<dest>, <src> <sup>(1)</sup>	Comments	Binary Mode		Source Mode	
			Bytes	States	Bytes	States
JC	rel	Jump if carry	2	1/4 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JNC	rel	Jump if not carry	2	1/4 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JE	rel	Jump if equal	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JNE	rel	Jump if not equal	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JG	rel	Jump if greater than	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JLE	rel	Jump if less than, or equal	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JSL	rel	Jump if less than (signed)	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JSLE	rel	Jump if less than, or equal (signed)	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JSG	rel	Jump if greater than (signed)	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>
JSGE	rel	Jump if greater than or equal (signed)	3	2/5 <sup>(3)</sup>	2	1/4 <sup>(3)</sup>

- Notes:
1. A shaded cell denotes an instruction in the C51 Architecture.
  2. States are given as jump not-taken/taken.
  3. In internal execution only, add 1 to the number of states of the 'jump taken' if the destination address is internal and odd.

- Add 3 if it addresses a Peripheral SFR.
- If this instruction addresses an I/O Port (Px, x = 0-3), add 3 to the number of states. Add 5 if it addresses a Peripheral SFR.
  - In internal execution only, add 1 to the number of states of the 'jump taken' if the destination address is internal and odd.

**Table 31. Summary of Unconditional Jump Instructions**

Absolute jump AJMP <src>(PC) ← (PC) + 2; (PC) <sub>10:0</sub> ← src opnd Extended jump EJP <src>(PC) ← (PC) + size (instr); (PC) <sub>23:0</sub> ← src opnd Long jump LJMP <src>(PC) ← (PC) + size (instr); (PC) <sub>15:0</sub> ← src opnd Short jump SJMP rel(PC) ← (PC) + 2; (PC) ← (PC) + rel Jump indirect JMP at A + DPTR(PC) <sub>23:16</sub> ← FFh; (PC) <sub>15:0</sub> ← (A) + (DPTR) No operation NOP(PC) ← (PC) + 1						
Mnemonic	<dest>, <src> <sup>(1)</sup>	Comments	Binary Mode		Source Mode	
			Bytes	States	Bytes	States
AJMP	addr11	Absolute jump	2	3 <sup>(2)(3)</sup>	2	3 <sup>(2)(3)</sup>
EJMP	addr24	Extended jump	5	6 <sup>(2)(4)</sup>	4	5 <sup>(2)(4)</sup>
	at DRk	Extended jump (indirect)	3	7 <sup>(2)(4)</sup>	2	6 <sup>(2)(4)</sup>
LJMP	at WRj	Long jump (indirect)	3	6 <sup>(2)(4)</sup>	2	5 <sup>(2)(4)</sup>
	addr16	Long jump (direct address)	3	5 <sup>(2)(4)</sup>	3	5 <sup>(2)(4)</sup>
SJMP	rel	Short jump (relative address)	2	4 <sup>(2)(4)</sup>	2	4 <sup>(2)(4)</sup>
JMP	at A + DPTR	Jump indirect relative to the DPTR	1	5 <sup>(2)(4)</sup>	1	5 <sup>(2)(4)</sup>
NOP		No operation (Jump never)	1	1	1	1

- Notes:
- A shaded cell denotes an instruction in the C51 Architecture.
  - In internal execution only, add 1 to the number of states if the destination address is internal and odd.
  - Add 2 to the number of states if the destination address is external.
  - Add 3 to the number of states if the destination address is external.

**Table 32.** Summary of Call and Return Instructions

Absolute call ACALL <src>(PC) ← (PC) + 2; push (PC) <sub>15:0</sub> ; (PC) <sub>10:0</sub> ← src opnd Extended call ECALL <src>(PC) ← (PC) + size (instr); push (PC) <sub>23:0</sub> ; (PC) <sub>23:0</sub> ← src opnd Long call LCALL <src>(PC) ← (PC) + size (instr); push (PC) <sub>15:0</sub> ; (PC) <sub>15:0</sub> ← src opnd Return from subroutine RET pop (PC) <sub>15:0</sub> Extended return from subroutine ERET pop (PC) <sub>23:0</sub> Return from interrupt RETI IF [INTR = 0] THEN pop (PC) <sub>15:0</sub> IF [INTR = 1] THEN pop (PC) <sub>23:0</sub> ; pop (PSW1) Trap interrupt TRAP(PC) ← (PC) + size (instr); IF [INTR = 0] THEN push (PC) <sub>15:0</sub> IF [INTR = 1] THEN push (PSW1); push (PC) <sub>23:0</sub>						
Mnemonic	<dest>, <src> <sup>(1)</sup>	Comments	Binary Mode		Source Mode	
			Bytes	States	Bytes	States
ACALL	addr11	Absolute subroutine call	2	9 <sup>(2)(3)</sup>	2	9 <sup>(2)(3)</sup>
ECALL	at DRk	Extended subroutine call (indirect)	3	14 <sup>(2)(3)</sup>	2	13 <sup>(2)(3)</sup>
	addr24	Extended subroutine call	5	14 <sup>(2)(3)</sup>	4	13 <sup>(2)(3)</sup>
LCALL	at WRj	Long subroutine call (indirect)	3	10 <sup>(2)(3)</sup>	2	9 <sup>(2)(3)</sup>
	addr16	Long subroutine call	3	9 <sup>(2)(3)</sup>	3	9 <sup>(2)(3)</sup>
RET		Return from subroutine	1	7 <sup>(2)</sup>	1	7 <sup>(2)</sup>
ERET		Extended subroutine return	3	9 <sup>(2)</sup>	2	8 <sup>(2)</sup>
RETI		Return from interrupt	1	7 <sup>(2)(4)</sup>	1	7 <sup>(2)(4)</sup>
TRAP		Jump to the trap interrupt vector	2	12 <sup>(4)</sup>	1	11 <sup>(4)</sup>

- Notes:
1. A shaded cell denotes an instruction in the C51 Architecture.
  2. In internal execution only, add 1 to the number of states if the destination/return address is internal and odd.
  3. Add 2 to the number of states if the destination address is external.
  4. Add 5 to the number of states if INTR = 1.

## Programming and Verifying Non-volatile Memory

### Internal Features

The internal non-volatile memory of the TSC80251G2D derivatives contains five different areas:

- Code Memory
- Configuration Bytes
- Lock Bits
- Encryption Array
- Signature Bytes

### EPROM/OTPROM Devices

All the internal non-volatile memory but the Signature Bytes of the TSC87251G2D products is made of EPROM cells. The Signature Bytes of the TSC87251G2D products are made of Mask ROM.

The TSC87251G2D products are programmed and verified in the same manner as Atmel's TSC87251G1A, using a SINGLE-PULSE algorithm, which programs at  $V_{PP} = 12.75V$  using only one 100 $\mu s$  pulse per byte. This results in a programming time of less than 10 seconds for the 32 kilobytes on-chip code memory.

The EPROM of the TSC87251G2D products in Window package is erasable by Ultra-Violet radiation<sup>(1)</sup> (UV). UV erasure set all the EPROM memory cells to one and allows reprogramming. The quartz window must be covered with an opaque label<sup>(2)</sup> when the device is in operation. This is not so much to protect the EPROM array from inadvertent erasure, as to protect the RAM and other on-chip logic. Allowing light to impinge on the silicon die during device operation may cause a logical malfunction.

The TSC87251G2D products in plastic packages are One Time Programmable (OTP). An EPROM cell cannot be reset by UV once programmed to zero.

- Notes:
1. The recommended erasure procedure is exposure to ultra-violet light (at 2537 Å) to an integrated dose of at least 20 W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultra-violet lamp of 12000  $\mu W/cm^2$  rating for 30 minutes should be sufficient.
  2. Erasure of the EPROM begins to occur when the chip is exposed to light wavelength shorter than 4000 Å. Since sunlight and fluorescent light have wavelength in this range, exposure to these light sources over an extended time (1 week in sunlight or 3 years in room-level fluorescent lighting) could cause inadvertent erasure.

### Mask ROM Devices

All the internal non-volatile memory of TSC83251G2D products is made of Mask ROM cells. They can only be verified by the user, using the same algorithm as the EPROM/OTPROM devices.

### ROMless Devices

The TSC80251G2D products do not include on-chip Configuration Bytes, Code Memory and Encryption Array. They only include Signature Bytes made of Mask ROM cells which can be read using the same algorithm as the EPROM/OTPROM devices.

### Security Features

In some microcontroller applications, it is desirable that the user's program code be secured from unauthorized access. The TSC83251G2D and TSC87251G2D offer two kinds of protection for program code stored in the on-chip array:

- Program code in the on-chip Code Memory is encrypted when read out for verification if the Encryption Array is programmed.
- A three-level lock bit system restricts external access to the on-chip code memory.

## Lock Bit System

The TSC87251G2D products implement 3 levels of security for User's program as described in Table 33. The TSC83251G2D products implement only the first level of security.

Level 0 is the level of an erased part and does not enable any security features.

Level 1 locks the programming of the User's internal Code Memory, the Configuration Bytes and the Encryption Array.

Level 2 locks the verifying of the User's internal Code Memory. It is always possible to verify the Configuration Bytes and the Lock Bits. It is not possible to verify the Encryption Array.

Level 3 locks the external execution.

**Table 33. Lock Bits Programming**

Level	Lock bits LB[2:0]	Internal Execution	External Execution	Verification	Programming	External PROM read (MOVC)
0	000	Enable	Enable	Enable <sup>(1)</sup>	Enable	Enable <sup>(2)</sup>
1	001	Enable	Enable	Enable <sup>(1)</sup>	Disable	Disable
2	01x <sup>(3)</sup>	Enable	Enable	Disable	Disable	Disable
3	1xx <sup>(3)</sup>	Enable	Disable	Disable	Disable	Disable

Notes: 1. Returns encrypted data if Encryption Array is programmed.  
 2. Returns non encrypted data.  
 3. x means don't care. Level 2 always enables level 1, and level 3 always enables levels 1 and 2.

The security level may be verified according to Table 34.

**Table 34. Lock Bits Verifying**

Level	Lock bits Data <sup>(1)</sup>
0	xxxxx000
1	xxxxx001
2	xxxxx01x
3	xxxxx1xx

Note: 1. x means don't care.


## Encryption Array

The TSC83251G2D and TSC87251G2D products include a 128-byte Encryption Array located in non-volatile memory outside the memory address space. During verification of the on-chip code memory, the seven low-order address bits also address the Encryption Array. As the byte of the code memory is read, it is exclusive-NOR'ed (XNOR) with the key byte from the Encryption Array. If the Encryption Array is not programmed (still all 1s), the user program code is placed on the data bus in its original, unencrypted form. If the Encryption Array is programmed with key bytes, the user program code is encrypted and cannot be used without knowledge of the key byte sequence.



- PSEN# and the other control signals have to be released to complete a sequence of programming operations or a sequence of programming and verifying operations.

**Figure 6. Setup for Programming**



**Table 36. Programming Modes**

ROM Area <sup>(1)</sup>	RST	EA#/VPP	PSEN #	ALE/PROG# <sup>(2)</sup>	P0	P2	P1(MSB) P3(LSB)
On-chip Code Memory	1	V <sub>PP</sub>	0	1 Pulse	68h	Data	16-bit Address 0000h-7FFFh (32 kilobytes)
Configuration Bytes	1	V <sub>PP</sub>	0	1 Pulse	69h	Data	CONFIG0: FFF8h CONFIG1: FFF9h
Lock Bits	1	V <sub>PP</sub>	0	1 Pulse	6Bh	X	LB0: 0001h LB1: 0002h LB2: 0003h
Encryption Array	1	V <sub>PP</sub>	0	1 Pulse	6Ch	Data	0000h-007Fh

Notes: 1. Signature Bytes are not user-programmable.  
2. The ALE/PROG# pulse waveform is shown in Figure 23 page 59.

## Verify Algorithm

Figure 7 shows the hardware setup needed to verify the TSC87251G2D EPROM/OTPROM or TSC83251G2D ROM areas:

- The chip has to be put under reset and maintained in this state until the completion of the verifying sequence.
- PSEN# and the other control signals (ALE and Port 0) have to be set to a high level.
- Then PSEN# has to be forced to a low level after two clock cycles or more and it has to be maintained in this state until the completion of the verifying sequence (see below).
- The voltage on the EA# pin must be set to V<sub>DD</sub> and ALE must be set to a high level.
- The Verifying Mode is selected according to the code applied on Port 0. It has to be applied until the completion of this verifying operation.
- The verifying address is applied on Ports 1 and 3 which are respectively the MSB and the LSB of the address.

**Table 39.** Bus Cycles AC Timings;  $V_{DD} = 4.5$  to  $5.5$  V,  $T_A = -40$  to  $85^\circ\text{C}$ 

Symbol	Parameter	12 MHz		16 MHz		24 MHz		Unit
		Min	Max	Min	Max	Min	Max	
$T_{OSC}$	$1/F_{OSC}$	83		62		41		ns
$T_{LHLL}$	ALE Pulse Width	78		58		38		ns <sup>(2)</sup>
$T_{AVLL}$	Address Valid to ALE Low	78		58		37		ns <sup>(2)</sup>
$T_{LLAX}$	Address hold after ALE Low	19		11		3		ns
$T_{RLRH}^{(1)}$	RD#/PSEN# Pulse Width	162		121		78		ns <sup>(3)</sup>
$T_{WLWH}$	WR# Pulse Width	165		124		81		ns <sup>(3)</sup>
$T_{LLRL}^{(1)}$	ALE Low to RD#/PSEN# Low	22		14		6		ns
$T_{LHAX}$	ALE High to Address Hold	99		70		40		ns <sup>(2)</sup>
$T_{RLDV}^{(1)}$	RD#/PSEN# Low to Valid Data		146		104		61	ns <sup>(3)</sup>
$T_{RHD}^{(1)}$	Data Hold After RD#/PSEN# High	0		0		0		ns
$T_{RHAX}^{(1)}$	Address Hold After RD#/PSEN# High	0		0		0		ns
$T_{RLAZ}^{(1)}$	RD#/PSEN# Low to Address Float		0		0		0	ns
$T_{RHDZ1}$	Instruction Float After RD#/PSEN# High		45		40		30	ns
$T_{RHDZ2}$	Data Float After RD#/PSEN# High		215		165		115	ns
$T_{RHLH1}$	RD#/PSEN# high to ALE High (Instruction)	49		43		31		ns
$T_{RHLH2}$	RD#/PSEN# high to ALE High (Data)	215		169		115		ns
$T_{WHLH}$	WR# High to ALE High	215		169		115		ns
$T_{AVDV1}$	Address (P0) Valid to Valid Data In		250		175		105	ns <sup>(2)(3)</sup>
$T_{AVDV2}$	Address (P2) Valid to Valid Data In		306		223		140	ns <sup>(2)(3)</sup>
$T_{AVDV3}$	Address (P0) Valid to Valid Instruction In		150		109		68	ns <sup>(3)</sup>
$T_{AXDX}$	Data Hold after Address Hold	0		0		0		ns
$T_{AVRL}^{(1)}$	Address Valid to RD# Low	100		70		40		ns <sup>(2)</sup>
$T_{AVWL1}$	Address (P0) Valid to WR# Low	100		70		40		ns <sup>(2)</sup>
$T_{AVWL2}$	Address (P2) Valid to WR# Low	158		115		74		ns <sup>(2)</sup>
$T_{WHQX}$	Data Hold after WR# High	90		69		32		ns
$T_{QVWH}$	Data Valid to WR# High	133		102		72		ns <sup>(3)</sup>
$T_{WHAX}$	WR# High to Address Hold	167		125		84		ns

- Notes:
1. Specification for PSEN# are identical to those for RD#.
  2. If a wait state is added by extending ALE, add  $2 \cdot T_{OSC}$ .
  3. If wait states are added by extending RD#/PSEN#/WR#, add  $2N \cdot T_{OSC}$  ( $N = 1..3$ ).

**Table 40.** Bus Cycles AC Timings;  $V_{DD} = 2.7$  to  $5.5$  V,  $T_A = -40$  to  $85^\circ\text{C}$ 

Symbol	Parameter	12 MHz		16 MHz		Unit
		Min	Max	Min	Max	
$T_{OSC}$	$1/F_{OSC}$	83		62		ns
$T_{LHLL}$	ALE Pulse Width	72		52		ns <sup>(2)</sup>
$T_{AVLL}$	Address Valid to ALE Low	71		51		ns <sup>(2)</sup>
$T_{LLAX}$	Address hold after ALE Low	14		6		ns
$T_{RLRH}^{(1)}$	RD#/PSEN# Pulse Width	163		121		ns <sup>(3)</sup>
$T_{WLWH}$	WR# Pulse Width	165		124		ns <sup>(3)</sup>
$T_{LLRL}^{(1)}$	ALE Low to RD#/PSEN# Low	17		11		ns
$T_{LHAX}$	ALE High to Address Hold	90		57		ns <sup>(2)</sup>
$T_{RLDV}^{(1)}$	RD#/PSEN# Low to Valid Data		133		92	ns <sup>(3)</sup>
$T_{RHDZ}^{(1)}$	Data Hold After RD#/PSEN# High	0		0		ns
$T_{RHAX}^{(1)}$	Address Hold After RD#/PSEN# High	0		0		ns
$T_{RLAZ}^{(1)}$	RD#/PSEN# Low to Address Float		0		0	ns
$T_{RHDZ1}$	Instruction Float After RD#/PSEN# High		59		48	ns
$T_{RHDZ2}$	Data Float After RD#/PSEN# High		225		175	ns
$T_{RHLH1}$	RD#/PSEN# high to ALE High (Instruction)	60		47		ns
$T_{RHLH2}$	RD#/PSEN# high to ALE High (Data)	226		172		ns
$T_{WHLH}$	WR# High to ALE High	226		172		ns
$T_{AVDV1}$	Address (P0) Valid to Valid Data In		289		160	ns <sup>(2)(3)</sup>
$T_{AVDV2}$	Address (P2) Valid to Valid Data In		296		211	ns <sup>(2)(3)</sup>
$T_{AVDV3}$	Address (P0) Valid to Valid Instruction In		144		98	ns <sup>(3)</sup>
$T_{AXDX}$	Data Hold after Address Hold	0		0		ns
$T_{AVRL}^{(1)}$	Address Valid to RD# Low	111		64		ns <sup>(2)</sup>
$T_{AVWL1}$	Address (P0) Valid to WR# Low	111		64		ns <sup>(2)</sup>
$T_{AVWL2}$	Address (P2) Valid to WR# Low	158		116		ns <sup>(2)</sup>
$T_{WHQX}$	Data Hold after WR# High	82		66		ns
$T_{QVWH}$	Data Valid to WR# High	135		103		ns <sup>(3)</sup>
$T_{WHAX}$	WR# High to Address Hold	168		125		ns

- Notes:
1. Specification for PSEN# are identical to those for RD#.
  2. If a wait state is added by extending ALE, add  $2 \cdot T_{OSC}$ .
  3. If wait states are added by extending RD#/PSEN#/WR#, add  $2N \cdot T_{OSC}$  ( $N = 1..3$ ).

## AC Characteristics - Real-Time Asynchronous Wait State

### Definition of Symbols

**Table 43.** Real-Time Asynchronous Wait Timing Symbol Definitions

Signals		Conditions	
S	PSEN#/RD#/WR#	L	Low
Y	AWAIT#	V	Valid
		X	No Longer Valid

### Timings


**Table 44.** Real-Time Asynchronous Wait AC Timings;  $V_{DD} = 2.7$  to  $5.5$  V,  $T_A = -40$  to  $85^\circ\text{C}$

Symbol	Parameter	Min	Max	Unit
$T_{SLYV}$	PSEN#/RD#/WR# Low to Wait Set-up		$T_{OSC} - 10$	ns
$T_{SLYX}$	Wait Hold after PSEN#/RD#/WR# Low	$(2N-1) \cdot T_{OSC} + 10$		ns <sup>(1)</sup>

Note: 1. N is the number of wait states added ( $N \geq 1$ ).

### Waveforms

**Figure 16.** Real-time Asynchronous Wait State Timings



## AC Characteristics - Serial Port in Shift Register Mode

### Definition of Symbols

**Table 45.** Serial Port Timing Symbol Definitions

Signals		Conditions	
D	Data In	H	High
Q	Data Out	L	Low
X	Clock	V	Valid
		X	No Longer Valid



## Atmel Corporation

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## Regional Headquarters

### Europe

Atmel Sarl  
Route des Arsenaux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
Tel: (41) 26-426-5555  
Fax: (41) 26-426-5500

### Asia

Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
Tel: (852) 2721-9778  
Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Atmel Operations

### Memory

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314

La Chantrierie  
BP 70602  
44306 Nantes Cedex 3, France  
Tel: (33) 2-40-18-18-18  
Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle  
13106 Rousset Cedex, France  
Tel: (33) 4-42-53-60-00  
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park  
Maxwell Building  
East Kilbride G75 0QR, Scotland  
Tel: (44) 1355-803-000  
Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2  
Postfach 3535  
74025 Heilbronn, Germany  
Tel: (49) 71-31-67-0  
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine  
BP 123  
38521 Saint-Egreve Cedex, France  
Tel: (33) 4-76-58-30-00  
Fax: (33) 4-76-58-34-80

---

## Literature Requests

[www.atmel.com/literature](http://www.atmel.com/literature)

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel®, logo and combinations thereof, and Everywhere You Are® are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



Printed on recycled paper.

4135F-8051-11/06